HK2296A - Apparatus and method for synchronization of arithmetic exceptions in parallel pipelined execution units - Google Patents

Apparatus and method for synchronization of arithmetic exceptions in parallel pipelined execution units

Info

Publication number
HK2296A
HK2296A HK2296A HK2296A HK2296A HK 2296 A HK2296 A HK 2296A HK 2296 A HK2296 A HK 2296A HK 2296 A HK2296 A HK 2296A HK 2296 A HK2296 A HK 2296A
Authority
HK
Hong Kong
Prior art keywords
instructions
execution units
arithmetic
exception
instruction
Prior art date
Application number
HK2296A
Other languages
English (en)
Inventor
David N Cutler
David A Orbits
Dileep Bhandarkar
Wayne Cardoza
Richard T Witek
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of HK2296A publication Critical patent/HK2296A/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30079—Pipeline control instructions, e.g. multicycle NOP
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Image Processing (AREA)
HK2296A 1987-03-20 1996-01-04 Apparatus and method for synchronization of arithmetic exceptions in parallel pipelined execution units HK2296A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US2824887A 1987-03-20 1987-03-20
PCT/US1988/000815 WO1988007239A1 (fr) 1987-03-20 1988-03-18 Appareil et procede servant a la synchronisation d'exceptions arithmetiques dans des unites d'execution en parallele a traitement ''pipeline''

Publications (1)

Publication Number Publication Date
HK2296A true HK2296A (en) 1996-01-12

Family

ID=21842385

Family Applications (1)

Application Number Title Priority Date Filing Date
HK2296A HK2296A (en) 1987-03-20 1996-01-04 Apparatus and method for synchronization of arithmetic exceptions in parallel pipelined execution units

Country Status (10)

Country Link
EP (1) EP0307448B1 (fr)
JP (1) JP2778717B2 (fr)
AT (1) ATE85853T1 (fr)
AU (1) AU615438B2 (fr)
CA (1) CA1304823C (fr)
DE (1) DE3878513T2 (fr)
DK (1) DK647888A (fr)
HK (1) HK2296A (fr)
IE (1) IE62074B1 (fr)
WO (1) WO1988007239A1 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5197133A (en) * 1988-12-19 1993-03-23 Bull Hn Information Systems Inc. Control store addressing from multiple sources
US5075840A (en) * 1989-01-13 1991-12-24 International Business Machines Corporation Tightly coupled multiprocessor instruction synchronization
EP0510429A3 (en) * 1991-04-24 1993-12-01 Ibm Millicode register management system
CA2060555A1 (fr) * 1991-04-24 1992-10-25 Robert J. Bullions, Iii Systeme et methode pour purger un pipeline d'instructions
US6044456A (en) * 1998-01-05 2000-03-28 Intel Corporation Electronic system and method for maintaining synchronization of multiple front-end pipelines
US8078843B2 (en) 2008-01-31 2011-12-13 International Business Machines Corporation Facilitating processing in a computing environment using an extended drain instruction

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS564844A (en) * 1979-06-26 1981-01-19 Nec Corp Information processor
JPS6043535B2 (ja) * 1979-12-29 1985-09-28 富士通株式会社 情報処理装置
JPS61285541A (ja) * 1985-06-13 1986-12-16 Nec Corp 情報処理装置
IN170672B (fr) * 1987-07-01 1992-05-02 Digital Equipment Corp
US5063497A (en) * 1987-07-01 1991-11-05 Digital Equipment Corporation Apparatus and method for recovering from missing page faults in vector data processing operations

Also Published As

Publication number Publication date
DK647888D0 (da) 1988-11-18
EP0307448B1 (fr) 1993-02-17
ATE85853T1 (de) 1993-03-15
DE3878513T2 (de) 1993-09-16
CA1304823C (fr) 1992-07-07
JP2778717B2 (ja) 1998-07-23
DK647888A (da) 1988-11-18
AU1490888A (en) 1988-10-10
DE3878513D1 (de) 1993-03-25
IE62074B1 (en) 1994-12-14
IE880818L (en) 1988-09-20
JPH01503340A (ja) 1989-11-09
WO1988007239A1 (fr) 1988-09-22
EP0307448A1 (fr) 1989-03-22
AU615438B2 (en) 1991-10-03

Similar Documents

Publication Publication Date Title
ES8702010A1 (es) Un sistema para el control de desvio durante el funcionamiento de un ordenador en una modalidad de canalizacion.
ATE113399T1 (de) Verfahren und gerät zur fehlererkennung und - korrektur in einem nach dem überlappten steuerungsverfahren arbeitenden rechnersystem.
DE3464664D1 (en) Method and apparatus for pipe line processing with a single arithmetic logic unit
TW345649B (en) Method for executing different sets of instructions that cause a processor to perform different data type operations
MY105754A (en) Tightly coupled multiprocessor instruction synchronization.
TW324086B (en) Eception handling in a processor
EP0270310A3 (fr) Méthode et dispositif pour l'accès aux instructions dans des systèmes calculateurs
EP0340453A3 (fr) Système de commande de l'ordre d'exécution des instructions
ATE133276T1 (de) Prozessor zur behandlung von ausnahmebedingungen
EP0079393A4 (fr) Procede de traitement de chiffres.
EP0287295A3 (fr) Diffusion virtuelle d'instructions E/S programmées sur bus E/S multiple
ATE186790T1 (de) Verfahren zur synchronisation von programmen auf unterschiedlichen computern eines verbundes
HK2296A (en) Apparatus and method for synchronization of arithmetic exceptions in parallel pipelined execution units
EP0240108A3 (fr) Système de traitement de données
EP0325226A3 (fr) Appareil et méthode de traitement et d'information
EP0333365A3 (fr) Méthode et dispositif pour le traitement des exceptions de gestion de mémoire asynchrones par un processeur à vecteur
EP0319132A3 (fr) Traitement des interruptions dans un système de traitement de données parallèle
GB2010547A (en) Command Buffer for Cache Memory
JPS556602A (en) Multiprocessor system
JPS57162034A (en) Data processing system
JPS6472238A (en) Branch instruction processor
EP0248990A3 (fr) Circuit de commande de séquence d'une unité de traitement d'instructions pour mettre cette unité dans l'état prêt, d'exécution, d'arrêt ou d'annulation et méthode de mise en oeuvre
JPS6467627A (en) Pipeline control system
JPS53113440A (en) Information processing method and its unit
SE8500156L (sv) Forfarande for behandling av maskinkodade instruktionsord och dataprocessor for utforande av forfarandet

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)