HK1161355A1 - 用於測試印刷電路板上的連接的方法及裝置 - Google Patents
用於測試印刷電路板上的連接的方法及裝置Info
- Publication number
- HK1161355A1 HK1161355A1 HK12101567.7A HK12101567A HK1161355A1 HK 1161355 A1 HK1161355 A1 HK 1161355A1 HK 12101567 A HK12101567 A HK 12101567A HK 1161355 A1 HK1161355 A1 HK 1161355A1
- Authority
- HK
- Hong Kong
- Prior art keywords
- arrangement
- circuit board
- printed circuit
- testing connections
- connections
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318544—Scanning methods, algorithms and patterns
- G01R31/31855—Interconnection testing, e.g. crosstalk, shortcircuits
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US25977209P | 2009-11-10 | 2009-11-10 | |
NL1037457A NL1037457C2 (en) | 2009-11-10 | 2009-11-10 | A method of and an arrangement for testing connections on a printed circuit board. |
Publications (1)
Publication Number | Publication Date |
---|---|
HK1161355A1 true HK1161355A1 (zh) | 2012-08-24 |
Family
ID=42227625
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
HK12101567.7A HK1161355A1 (zh) | 2009-11-10 | 2012-02-17 | 用於測試印刷電路板上的連接的方法及裝置 |
Country Status (6)
Country | Link |
---|---|
US (1) | US8601333B2 (zh) |
EP (1) | EP2320241B1 (zh) |
JP (1) | JP5688270B2 (zh) |
CN (1) | CN102156255B (zh) |
HK (1) | HK1161355A1 (zh) |
NL (1) | NL1037457C2 (zh) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL2006759C2 (en) | 2011-05-10 | 2012-11-13 | Jtag Technologies Bv | A method of and an arrangement for automatically measuring electric connections of electronic circuit arrangements mounted on printed circuit boards. |
US9064074B2 (en) * | 2011-11-14 | 2015-06-23 | International Business Machines Corporation | Retrieving odd net topology in hierarchical circuit designs |
US9548438B2 (en) | 2014-03-31 | 2017-01-17 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Acoustic resonator comprising acoustic redistribution layers |
CN103941175A (zh) * | 2014-04-01 | 2014-07-23 | 无锡市同翔科技有限公司 | 一种边界扫描测试系统及方法 |
JP6496562B2 (ja) * | 2014-04-11 | 2019-04-03 | ルネサスエレクトロニクス株式会社 | 半導体装置、診断テスト方法及び診断テスト回路 |
CN104198921B (zh) * | 2014-09-24 | 2017-01-25 | 四川泰鹏测控仪表科技有限公司 | 一种印刷电路板的测试方法 |
CN107402346A (zh) * | 2016-05-20 | 2017-11-28 | 致伸科技股份有限公司 | 电路板测试系统 |
US11740281B2 (en) | 2018-01-08 | 2023-08-29 | Proteantecs Ltd. | Integrated circuit degradation estimation and time-of-failure prediction using workload and margin sensing |
CN110389291B (zh) * | 2018-04-17 | 2020-11-20 | 大唐移动通信设备有限公司 | 一种集成电路印制板的测试装置及测试方法 |
US10866283B2 (en) * | 2018-11-29 | 2020-12-15 | Nxp B.V. | Test system with embedded tester |
CN111367727B (zh) | 2018-12-25 | 2023-11-17 | 中兴通讯股份有限公司 | 连接器结构,时延差的计算方法及装置 |
US11293979B2 (en) * | 2019-10-22 | 2022-04-05 | Peter Shun Shen Wang | Method of and an arrangement for analyzing manufacturing defects of multi-chip modules made without known good die |
NL2024200B1 (en) * | 2019-11-08 | 2021-07-20 | Jtag Tech B V | A method for debugging a printed circuit board. |
US11929131B2 (en) | 2019-12-04 | 2024-03-12 | Proteantecs Ltd. | Memory device degradation monitoring |
JP7400537B2 (ja) | 2020-02-27 | 2023-12-19 | セイコーエプソン株式会社 | 半導体装置 |
JP7500994B2 (ja) * | 2020-02-27 | 2024-06-18 | セイコーエプソン株式会社 | 半導体装置 |
IL297427A (en) | 2020-04-20 | 2022-12-01 | Proteantecs Ltd | Inter-chip connectivity monitoring |
US11815551B1 (en) * | 2022-06-07 | 2023-11-14 | Proteantecs Ltd. | Die-to-die connectivity monitoring using a clocked receiver |
US12013800B1 (en) | 2023-02-08 | 2024-06-18 | Proteantecs Ltd. | Die-to-die and chip-to-chip connectivity monitoring |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5448166A (en) * | 1992-01-03 | 1995-09-05 | Hewlett-Packard Company | Powered testing of mixed conventional/boundary-scan logic |
US5471481A (en) * | 1992-05-18 | 1995-11-28 | Sony Corporation | Testing method for electronic apparatus |
GB9217728D0 (en) * | 1992-08-20 | 1992-09-30 | Texas Instruments Ltd | Method of testing interconnections between integrated circuits in a circuit |
JPH0777562A (ja) * | 1993-09-09 | 1995-03-20 | Hitachi Ltd | ショート故障診断データ生成方法 |
US5497378A (en) * | 1993-11-02 | 1996-03-05 | International Business Machines Corporation | System and method for testing a circuit network having elements testable by different boundary scan standards |
JPH07159483A (ja) * | 1993-12-09 | 1995-06-23 | Toshiba Corp | 集積回路装置およびそのテスト方法 |
US5448525A (en) * | 1994-03-10 | 1995-09-05 | Intel Corporation | Apparatus for configuring a subset of an integrated circuit having boundary scan circuitry connected in series and a method thereof |
CA2213966C (en) * | 1995-12-27 | 2004-10-26 | Koken Co., Ltd. | Monitoring control apparatus |
US6018815A (en) * | 1996-10-18 | 2000-01-25 | Samsung Electronics Co., Ltd. | Adaptable scan chains for debugging and manufacturing test purposes |
US5751737A (en) * | 1997-02-26 | 1998-05-12 | Hewlett-Packard Company | Boundary scan testing device |
WO1999039218A2 (en) * | 1998-02-02 | 1999-08-05 | Koninklijke Philips Electronics N.V. | Circuit with interconnect test unit and a method of testing interconnects between a first and a second electronic circuit |
US6389565B2 (en) * | 1998-05-29 | 2002-05-14 | Agilent Technologies, Inc. | Mechanism and display for boundary-scan debugging information |
US6634005B1 (en) * | 2000-05-01 | 2003-10-14 | Hewlett-Packard Development Company, L.P. | System and method for testing an interface between two digital integrated circuits |
JP3487810B2 (ja) * | 2000-06-05 | 2004-01-19 | エヌイーシーワイヤレスネットワークス株式会社 | バウンダリスキャン回路およびその方法 |
US6988229B1 (en) * | 2002-02-11 | 2006-01-17 | Folea Jr Richard Victor | Method and apparatus for monitoring and controlling boundary scan enabled devices |
US7055113B2 (en) * | 2002-12-31 | 2006-05-30 | Lsi Logic Corporation | Simplified process to design integrated circuits |
DE602004003475T2 (de) * | 2003-02-10 | 2007-09-20 | Koninklijke Philips Electronics N.V. | Testen von integrierten schaltungen |
JP2005214957A (ja) * | 2004-02-01 | 2005-08-11 | Ryuji Naito | バウンダリスキャン可視化方法 |
CN101141316A (zh) * | 2007-02-14 | 2008-03-12 | 中兴通讯股份有限公司 | 网络化边界扫描测试控制系统及测试方法 |
-
2009
- 2009-11-10 NL NL1037457A patent/NL1037457C2/en not_active IP Right Cessation
-
2010
- 2010-11-08 US US12/941,837 patent/US8601333B2/en active Active
- 2010-11-09 EP EP10190550A patent/EP2320241B1/en active Active
- 2010-11-09 JP JP2010250835A patent/JP5688270B2/ja active Active
- 2010-11-10 CN CN201010550418.1A patent/CN102156255B/zh active Active
-
2012
- 2012-02-17 HK HK12101567.7A patent/HK1161355A1/zh unknown
Also Published As
Publication number | Publication date |
---|---|
CN102156255A (zh) | 2011-08-17 |
NL1037457C2 (en) | 2011-05-12 |
CN102156255B (zh) | 2015-02-25 |
JP2011102803A (ja) | 2011-05-26 |
US20110113298A1 (en) | 2011-05-12 |
EP2320241A1 (en) | 2011-05-11 |
US8601333B2 (en) | 2013-12-03 |
JP5688270B2 (ja) | 2015-03-25 |
EP2320241B1 (en) | 2013-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
HK1161355A1 (zh) | 用於測試印刷電路板上的連接的方法及裝置 | |
EP2344897A4 (en) | METHOD AND APPARATUS FOR TESTING ELECTRICAL CONNECTIONS ON A CIRCUIT BOARD | |
HK1152144A1 (en) | Electronic device and method for connecting electronic circuit board | |
EP2517030A4 (en) | CHARGED PRINTED CIRCUIT BOARD TEST FRAME AND METHOD FOR MANUFACTURING THE SAME | |
EP2517031A4 (en) | WIRING PANEL FOR TESTING A CHARGED PRINTED CIRCUIT BOARD | |
SG10201801948WA (en) | System for testing an integrated circuit of a device and its method of use | |
EP1987366A4 (en) | METHOD AND APPARATUS FOR MONITORING THE CONSTRAINTS OF PRINTED CIRCUIT BOARD ASSEMBLIES | |
EP2519092A4 (en) | METHOD FOR BLINKING A PRINTED CIRCUIT BOARD AND ASSOCIATED PRINTED CIRCUIT BOARD | |
EP2248400A4 (en) | METHOD FOR CONNECTING A FLEXIBLE CONDUCTOR PLATE AND ELECTRONIC ARRANGEMENT OBTAINED THEREFROM | |
EP2599367A4 (en) | An apparatus comprising a rigid-flex circuit board and associated methods | |
EP2750490A4 (en) | CIRCUIT BOARD FOR COMPONENT MOUNTING AND METHOD FOR MANUFACTURING THE SAME | |
EP2645828A4 (en) | Printed circuit board and method for manufacturing same | |
EP2645829A4 (en) | Printed circuit board and method for manufacturing same | |
TWI371998B (en) | Printed circuit board structure and method for manufacturing the same | |
TWI351245B (en) | Method for manufacturing rigid-flexible printed circuit board | |
TWI373293B (en) | Printed circuit board and fabrication method thereof | |
TWI367697B (en) | Printed circuit board and fabrication method thereof | |
EP2883430A4 (en) | LADDER PLATE ASSEMBLY AND METHOD FOR PRODUCING AN ELECTRICAL CONNECTION TO A CONDUCTOR PLATE | |
EP2462788A4 (en) | ARRANGEMENT AND METHOD FOR LIGHTING OVER A BOARD | |
EP2542041A4 (en) | METHOD FOR MANUFACTURING CIRCUIT BOARD AND PRINTED CIRCUIT BOARD | |
HK1178989A1 (zh) | 確定 上電子電路裝置的邊界掃描兼容器件的邊界掃描兼容電路端子之間的電連接的方法和裝置 | |
TWI341149B (en) | Method for testing printed circuit board | |
TWI365698B (en) | Method and apparatus for assembling cover on circuit board | |
KR101047136B9 (ko) | 패키지 기판 및 패키지 기판의 제조방법 | |
TWI367709B (en) | Printed circuit boards and method for manufacturing same |