GR3015474T3 - Multiplexing circuit for clock signals. - Google Patents

Multiplexing circuit for clock signals.

Info

Publication number
GR3015474T3
GR3015474T3 GR950400605T GR950400605T GR3015474T3 GR 3015474 T3 GR3015474 T3 GR 3015474T3 GR 950400605 T GR950400605 T GR 950400605T GR 950400605 T GR950400605 T GR 950400605T GR 3015474 T3 GR3015474 T3 GR 3015474T3
Authority
GR
Greece
Prior art keywords
signal
clock signal
clock
clock signals
multiplexing circuit
Prior art date
Application number
GR950400605T
Other languages
Greek (el)
English (en)
Inventor
Vianney Andrieu
Original Assignee
Alcatel Mobile Comm France
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Mobile Comm France filed Critical Alcatel Mobile Comm France
Publication of GR3015474T3 publication Critical patent/GR3015474T3/el

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/04—Distributors combined with modulators or demodulators
    • H04J3/047—Distributors with transistors or integrated circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Electronic Switches (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
GR950400605T 1990-04-18 1995-03-20 Multiplexing circuit for clock signals. GR3015474T3 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9004926A FR2661297B1 (fr) 1990-04-18 1990-04-18 Circuit de multiplexage de signaux d'horloge.

Publications (1)

Publication Number Publication Date
GR3015474T3 true GR3015474T3 (en) 1995-06-30

Family

ID=9395837

Family Applications (1)

Application Number Title Priority Date Filing Date
GR950400605T GR3015474T3 (en) 1990-04-18 1995-03-20 Multiplexing circuit for clock signals.

Country Status (12)

Country Link
US (1) US5321728A (es)
EP (1) EP0452878B1 (es)
AT (1) ATE116775T1 (es)
AU (1) AU645301B2 (es)
CA (1) CA2040650C (es)
DE (1) DE69106422T2 (es)
DK (1) DK0452878T3 (es)
ES (1) ES2068418T3 (es)
FI (1) FI105374B (es)
FR (1) FR2661297B1 (es)
GR (1) GR3015474T3 (es)
NO (1) NO302390B1 (es)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0533992A1 (de) * 1991-09-27 1993-03-31 Siemens Nixdorf Informationssysteme Aktiengesellschaft Verfahren und Schaltungsanordnung zum Bewerkstelligen synchroner Datentransfers
ES2115636T3 (es) * 1992-09-18 1998-07-01 Alsthom Cge Alcatel Sistema de resecuenciacion de celulas para una red de telecomunicaciones.
EP0634849A1 (en) * 1993-07-13 1995-01-18 ALCATEL BELL Naamloze Vennootschap Signal selection device
JPH0795677A (ja) * 1993-09-20 1995-04-07 Fujitsu Ltd シェルフ間の同期用情報と同期クロックの受渡し方法
US5475322A (en) * 1993-10-12 1995-12-12 Wang Laboratories, Inc. Clock frequency multiplying and squaring circuit and method
KR100419549B1 (ko) * 1995-11-27 2004-06-12 코닌클리케 필립스 일렉트로닉스 엔.브이. 파라미터화가능모듈,전자회로,제어기시스템,회로합성방법
US6178186B1 (en) * 1998-03-27 2001-01-23 Motorola, Inc. Fractional decimator with linear interpolation and method thereof
MXPA02008717A (es) * 2000-03-06 2004-09-06 Bp Chem Int Ltd Metodo para reducir el laminado y la formacion de aglomerados durante la polimerizacion de olefinas.
TWI256539B (en) * 2004-11-09 2006-06-11 Realtek Semiconductor Corp Apparatus and method for generating a clock signal
US9686762B2 (en) * 2011-03-30 2017-06-20 Tejas Networks Ltd Method and system for multiplexing low frequency clocks to reduce interface count

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4538272A (en) * 1983-12-22 1985-08-27 Gte Automatic Electric Incorporated Prioritized clock selection circuit
FR2577087B1 (fr) * 1985-02-07 1987-03-06 Thomson Csf Mat Tel Dispositif de distribution d'horloge tripliquee, chaque signal d'horloge comportant un signal de synchronisation
GB8615399D0 (en) * 1986-06-24 1986-07-30 Int Computers Ltd Switching circuit
US4839907A (en) * 1988-02-26 1989-06-13 American Telephone And Telegraph Company, At&T Bell Laboratories Clock skew correction arrangement
US4899351A (en) * 1988-07-18 1990-02-06 Western Digital Corporation Transient free clock switch logic

Also Published As

Publication number Publication date
US5321728A (en) 1994-06-14
FR2661297A1 (fr) 1991-10-25
DE69106422T2 (de) 1995-05-04
NO911479D0 (no) 1991-04-16
ES2068418T3 (es) 1995-04-16
ATE116775T1 (de) 1995-01-15
FI105374B (fi) 2000-07-31
FI911815A (fi) 1991-10-19
NO911479L (no) 1991-10-21
EP0452878A1 (fr) 1991-10-23
CA2040650C (fr) 1995-07-04
EP0452878B1 (fr) 1995-01-04
FR2661297B1 (fr) 1993-02-12
AU7503091A (en) 1991-10-24
FI911815A0 (fi) 1991-04-15
AU645301B2 (en) 1994-01-13
NO302390B1 (no) 1998-02-23
DE69106422D1 (de) 1995-02-16
DK0452878T3 (da) 1995-05-29

Similar Documents

Publication Publication Date Title
AU7106191A (en) Digital clock buffer circuit providing controllable delay
EP0292099A3 (en) Clock scheme for vlsi systems
GR3015474T3 (en) Multiplexing circuit for clock signals.
DE69224860D1 (de) Zeitsteuerung der SDH-Datenübertragung
CA2025660A1 (en) Clock jitter suppressing circuit
FI921228A (fi) Multiplex dataringoeverfoering
CA2043073A1 (en) Fifo buffer
EP0584727A3 (en) Automatic circuit to adjust the phase of a clock signal.
KR950035137A (ko) 입력신호의 펄스폭 조정방법 및 조정회로
CA2182033A1 (en) Method and apparatus for controlling an electro-optical switch
GB2297228A (en) Forming a higher hierarchy level signal in a synchronous digital communication system
EP0342674A3 (en) Pipeline circuit for timing adjustment
GR3005402T3 (es)
SU1396255A1 (ru) Устройство дл формировани относительного биимпульсного сигнала
JPS5288744A (en) Load concentrating control type receiver
RU1800633C (ru) Устройство дл формировани биимпульсного сигнала
JPH0685810A (ja) バースト信号発生回路
NO911215D0 (no) Programmator for aa avgi binaere utgangssignaler i samsvar med et taktsignal.
JPS6473936A (en) Digital radio transmission equipment
JPS6416013A (en) Clock distribution circuit
JPS5735713A (en) Raster scanning type display device
KR900001128A (ko) 리모우트 콘트롤 스윗치 장치
JPS5689156A (en) Repeater for digital communication
IT1259030B (it) Metodo e dispositivi per il controllo automatico di guadagno in un sistema di trasmissione radio digitale in diversita' di spazio e/o angolo
JPS5623060A (en) Switching system of external timing signal