NO302390B1 - Krets for multipleksing av klokkesignaler - Google Patents
Krets for multipleksing av klokkesignaler Download PDFInfo
- Publication number
- NO302390B1 NO302390B1 NO911479A NO911479A NO302390B1 NO 302390 B1 NO302390 B1 NO 302390B1 NO 911479 A NO911479 A NO 911479A NO 911479 A NO911479 A NO 911479A NO 302390 B1 NO302390 B1 NO 302390B1
- Authority
- NO
- Norway
- Prior art keywords
- signal
- level
- clock
- circuit
- selector
- Prior art date
Links
- 230000003111 delayed effect Effects 0.000 claims description 27
- 230000000295 complement effect Effects 0.000 claims description 9
- 238000010586 diagram Methods 0.000 description 6
- 230000007704 transition Effects 0.000 description 6
- 230000000284 resting effect Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0079—Receiver details
- H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/04—Distributors combined with modulators or demodulators
- H04J3/047—Distributors with transistors or integrated circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
- H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Time-Division Multiplex Systems (AREA)
- Electronic Switches (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9004926A FR2661297B1 (fr) | 1990-04-18 | 1990-04-18 | Circuit de multiplexage de signaux d'horloge. |
Publications (3)
Publication Number | Publication Date |
---|---|
NO911479D0 NO911479D0 (no) | 1991-04-16 |
NO911479L NO911479L (no) | 1991-10-21 |
NO302390B1 true NO302390B1 (no) | 1998-02-23 |
Family
ID=9395837
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NO911479A NO302390B1 (no) | 1990-04-18 | 1991-04-16 | Krets for multipleksing av klokkesignaler |
Country Status (12)
Country | Link |
---|---|
US (1) | US5321728A (es) |
EP (1) | EP0452878B1 (es) |
AT (1) | ATE116775T1 (es) |
AU (1) | AU645301B2 (es) |
CA (1) | CA2040650C (es) |
DE (1) | DE69106422T2 (es) |
DK (1) | DK0452878T3 (es) |
ES (1) | ES2068418T3 (es) |
FI (1) | FI105374B (es) |
FR (1) | FR2661297B1 (es) |
GR (1) | GR3015474T3 (es) |
NO (1) | NO302390B1 (es) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0533992A1 (de) * | 1991-09-27 | 1993-03-31 | Siemens Nixdorf Informationssysteme Aktiengesellschaft | Verfahren und Schaltungsanordnung zum Bewerkstelligen synchroner Datentransfers |
ES2115636T3 (es) * | 1992-09-18 | 1998-07-01 | Alsthom Cge Alcatel | Sistema de resecuenciacion de celulas para una red de telecomunicaciones. |
EP0634849A1 (en) * | 1993-07-13 | 1995-01-18 | ALCATEL BELL Naamloze Vennootschap | Signal selection device |
JPH0795677A (ja) * | 1993-09-20 | 1995-04-07 | Fujitsu Ltd | シェルフ間の同期用情報と同期クロックの受渡し方法 |
US5475322A (en) * | 1993-10-12 | 1995-12-12 | Wang Laboratories, Inc. | Clock frequency multiplying and squaring circuit and method |
DE69619361T2 (de) * | 1995-11-27 | 2002-09-26 | Koninklijke Philips Electronics N.V., Eindhoven | Parametrisierbares steuermodul mit ersten und zweiten ladbaren zählern, elektronischer schaltkreis mit mehreren derartig parametrisierten steuermodulen und verfahren zur synthese eines solchen schaltkreises |
US6178186B1 (en) * | 1998-03-27 | 2001-01-23 | Motorola, Inc. | Fractional decimator with linear interpolation and method thereof |
DE60143099D1 (de) * | 2000-03-06 | 2010-10-28 | Ineos Europe Ltd | Verfahren zur Reduzierung von Belagbildung und Verklumpung während der Olefinpolymerisation |
TWI256539B (en) * | 2004-11-09 | 2006-06-11 | Realtek Semiconductor Corp | Apparatus and method for generating a clock signal |
US9686762B2 (en) * | 2011-03-30 | 2017-06-20 | Tejas Networks Ltd | Method and system for multiplexing low frequency clocks to reduce interface count |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4538272A (en) * | 1983-12-22 | 1985-08-27 | Gte Automatic Electric Incorporated | Prioritized clock selection circuit |
FR2577087B1 (fr) * | 1985-02-07 | 1987-03-06 | Thomson Csf Mat Tel | Dispositif de distribution d'horloge tripliquee, chaque signal d'horloge comportant un signal de synchronisation |
GB8615399D0 (en) * | 1986-06-24 | 1986-07-30 | Int Computers Ltd | Switching circuit |
US4839907A (en) * | 1988-02-26 | 1989-06-13 | American Telephone And Telegraph Company, At&T Bell Laboratories | Clock skew correction arrangement |
US4899351A (en) * | 1988-07-18 | 1990-02-06 | Western Digital Corporation | Transient free clock switch logic |
-
1990
- 1990-04-18 FR FR9004926A patent/FR2661297B1/fr not_active Expired - Fee Related
-
1991
- 1991-04-15 FI FI911815A patent/FI105374B/fi active
- 1991-04-16 AU AU75030/91A patent/AU645301B2/en not_active Ceased
- 1991-04-16 AT AT91106045T patent/ATE116775T1/de not_active IP Right Cessation
- 1991-04-16 EP EP91106045A patent/EP0452878B1/fr not_active Expired - Lifetime
- 1991-04-16 ES ES91106045T patent/ES2068418T3/es not_active Expired - Lifetime
- 1991-04-16 DK DK91106045.7T patent/DK0452878T3/da active
- 1991-04-16 DE DE69106422T patent/DE69106422T2/de not_active Expired - Fee Related
- 1991-04-16 NO NO911479A patent/NO302390B1/no not_active IP Right Cessation
- 1991-04-17 CA CA002040650A patent/CA2040650C/fr not_active Expired - Fee Related
-
1993
- 1993-05-03 US US08/057,408 patent/US5321728A/en not_active Expired - Fee Related
-
1995
- 1995-03-20 GR GR950400605T patent/GR3015474T3/el unknown
Also Published As
Publication number | Publication date |
---|---|
GR3015474T3 (en) | 1995-06-30 |
DE69106422D1 (de) | 1995-02-16 |
NO911479L (no) | 1991-10-21 |
AU7503091A (en) | 1991-10-24 |
FR2661297B1 (fr) | 1993-02-12 |
DE69106422T2 (de) | 1995-05-04 |
NO911479D0 (no) | 1991-04-16 |
EP0452878A1 (fr) | 1991-10-23 |
AU645301B2 (en) | 1994-01-13 |
FI105374B (fi) | 2000-07-31 |
EP0452878B1 (fr) | 1995-01-04 |
FI911815A0 (fi) | 1991-04-15 |
FR2661297A1 (fr) | 1991-10-25 |
ES2068418T3 (es) | 1995-04-16 |
CA2040650C (fr) | 1995-07-04 |
ATE116775T1 (de) | 1995-01-15 |
DK0452878T3 (da) | 1995-05-29 |
FI911815A (fi) | 1991-10-19 |
US5321728A (en) | 1994-06-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4970405A (en) | Clock selection circuit for selecting one of a plurality of clock pulse signals | |
US4853653A (en) | Multiple input clock selector | |
US5389838A (en) | Device and method of managing asynchronous events in a finite state machine | |
US5764710A (en) | Meta-stable-resistant front-end to a synchronizer with asynchronous clear and asynchronous second-stage clock selector | |
US6975145B1 (en) | Glitchless dynamic multiplexer with synchronous and asynchronous controls | |
KR100290434B1 (ko) | 가변지연회로및그것을이용한클럭신호공급유니트 | |
KR100457868B1 (ko) | 엘러스틱 인터페이스 장치 및 그 방법 | |
US6107841A (en) | Synchronous clock switching circuit for multiple asynchronous clock source | |
EP0969350A2 (en) | Clock switching circuit | |
US4961013A (en) | Apparatus for generation of scan control signals for initialization and diagnosis of circuitry in a computer | |
NO302390B1 (no) | Krets for multipleksing av klokkesignaler | |
US7734944B2 (en) | Mechanism for windaging of a double rate driver | |
US6362694B1 (en) | Method and apparatus for providing a ring oscillator | |
US20010052096A1 (en) | Low power scan flipflop | |
US6801074B2 (en) | Clock switching circuit | |
KR19980087545A (ko) | 디지털 주파수 체배기용 조합 지연 회로 | |
US5881113A (en) | Redundancy clock supply module for exchange system | |
KR100196014B1 (ko) | 온 칩 클럭 스큐 제어 방법 및 장치 | |
US6137331A (en) | Electronic circuit with dual edge triggered flip-flop | |
RU2405246C2 (ru) | Самосинхронный триггер с однофазным информационным входом | |
US7673267B1 (en) | Method and apparatus for reducing jitter in an integrated circuit | |
US6882184B2 (en) | Clock switching circuit | |
US4587664A (en) | High speed frequency divider dividing pulse by a number obtained by dividing an odd number by two | |
KR101629231B1 (ko) | 데이터 홀드 기능을 갖는 도미노 로직 블록 및 그것을 구비한 도미노 로직 | |
US6150861A (en) | Flip-flop |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM1K | Lapsed by not paying the annual fees |
Free format text: LAPSED IN OCTOBER 2002 |