GB2130771B - Incrementer for operating on n-digit operands - Google Patents
Incrementer for operating on n-digit operandsInfo
- Publication number
- GB2130771B GB2130771B GB08330888A GB8330888A GB2130771B GB 2130771 B GB2130771 B GB 2130771B GB 08330888 A GB08330888 A GB 08330888A GB 8330888 A GB8330888 A GB 8330888A GB 2130771 B GB2130771 B GB 2130771B
- Authority
- GB
- United Kingdom
- Prior art keywords
- incrementer
- operating
- digit operands
- operands
- digit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/74—Selecting or encoding within a word the position of one or more bits having a specified value, e.g. most or least significant one or zero detection, priority encoders
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
- G06F7/5055—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination in which one operand is a constant, i.e. incrementers or decrementers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
- G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
- G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/506—Indexing scheme relating to groups G06F7/506 - G06F7/508
- G06F2207/5063—2-input gates, i.e. only using 2-input logical gates, e.g. binary carry look-ahead, e.g. Kogge-Stone or Ladner-Fischer adder
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- Complex Calculations (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US41080782A | 1982-08-23 | 1982-08-23 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| GB8330888D0 GB8330888D0 (en) | 1983-12-29 |
| GB2130771A GB2130771A (en) | 1984-06-06 |
| GB2130771B true GB2130771B (en) | 1986-02-12 |
Family
ID=23626312
Family Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB08330888A Expired GB2130771B (en) | 1982-08-23 | 1983-03-07 | Incrementer for operating on n-digit operands |
| GB08306208A Expired GB2127187B (en) | 1982-08-23 | 1983-03-07 | Circuits for operating on n-digit operands |
| GB08330889A Expired GB2130774B (en) | 1982-08-23 | 1983-11-18 | Circuits for operating on n-digit operands |
Family Applications After (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB08306208A Expired GB2127187B (en) | 1982-08-23 | 1983-03-07 | Circuits for operating on n-digit operands |
| GB08330889A Expired GB2130774B (en) | 1982-08-23 | 1983-11-18 | Circuits for operating on n-digit operands |
Country Status (3)
| Country | Link |
|---|---|
| JP (6) | JPS5957343A (enrdf_load_stackoverflow) |
| DE (1) | DE3326388A1 (enrdf_load_stackoverflow) |
| GB (3) | GB2130771B (enrdf_load_stackoverflow) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6055438A (ja) * | 1983-09-05 | 1985-03-30 | Matsushita Electric Ind Co Ltd | 2入力加算器 |
| JPS6275840A (ja) * | 1985-09-30 | 1987-04-07 | Toshiba Corp | 桁上げ選択加算器 |
| EP0352549B1 (de) * | 1988-07-29 | 1995-06-07 | Siemens Aktiengesellschaft | Carry-select-Addierer |
| US4956802A (en) * | 1988-12-14 | 1990-09-11 | Sun Microsystems, Inc. | Method and apparatus for a parallel carry generation adder |
| US5136539A (en) * | 1988-12-16 | 1992-08-04 | Intel Corporation | Adder with intermediate carry circuit |
| JPH0651950A (ja) * | 1992-07-30 | 1994-02-25 | Mitsubishi Electric Corp | 加算回路 |
| US6527748B1 (en) | 1998-08-17 | 2003-03-04 | Yutaka Suzuki | Method of gastrostomy, and an infection preventive cover, kit or catheter kit, and a gastrostomy catheter kit |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3078337A (en) * | 1958-12-17 | 1963-02-19 | Skiatron Elect & Tele | Metering systems |
| US3138703A (en) * | 1959-12-29 | 1964-06-23 | Ibm | Full adder |
| DE1231311B (de) * | 1964-11-17 | 1966-12-29 | Siemens Ag | Schaltungsanordnung zum Umwerten von Informationen, insbesondere fuer Zeitmultiplex-Fernsprechvermittlungssysteme |
| US3316393A (en) * | 1965-03-25 | 1967-04-25 | Honeywell Inc | Conditional sum and/or carry adder |
| GB1143886A (enrdf_load_stackoverflow) * | 1966-10-13 | |||
| GB1391175A (en) * | 1971-08-04 | 1975-04-16 | Cambridge Consultants Lttd | Electrical circuit means for use in acoustic emission detecting and or recording apparatus |
| GB1479939A (en) * | 1973-09-25 | 1977-07-13 | Siemens Ag | Programme-controlled data switching systems |
| JPS537349B2 (enrdf_load_stackoverflow) * | 1974-03-27 | 1978-03-16 | ||
| JPS5446224U (enrdf_load_stackoverflow) * | 1977-09-07 | 1979-03-30 | ||
| EP0052157A1 (de) * | 1980-11-15 | 1982-05-26 | Deutsche ITT Industries GmbH | Binärer MOS-Carry-Look-Ahead-Paralleladdierer |
-
1983
- 1983-03-07 GB GB08330888A patent/GB2130771B/en not_active Expired
- 1983-03-07 GB GB08306208A patent/GB2127187B/en not_active Expired
- 1983-07-22 DE DE19833326388 patent/DE3326388A1/de active Granted
- 1983-08-23 JP JP15400083A patent/JPS5957343A/ja active Granted
- 1983-11-18 GB GB08330889A patent/GB2130774B/en not_active Expired
-
1990
- 1990-11-30 JP JP2341184A patent/JPH03228120A/ja active Granted
- 1990-11-30 JP JP2341185A patent/JPH03228121A/ja active Granted
- 1990-11-30 JP JP2341188A patent/JPH03229321A/ja active Granted
- 1990-11-30 JP JP2341186A patent/JPH03228122A/ja active Granted
- 1990-11-30 JP JP2341187A patent/JPH03229320A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH03228120A (ja) | 1991-10-09 |
| JPH0366693B2 (enrdf_load_stackoverflow) | 1991-10-18 |
| JPH0467213B2 (enrdf_load_stackoverflow) | 1992-10-27 |
| JPH03228122A (ja) | 1991-10-09 |
| JPH0467212B2 (enrdf_load_stackoverflow) | 1992-10-27 |
| JPH03229320A (ja) | 1991-10-11 |
| GB2127187A (en) | 1984-04-04 |
| GB2130771A (en) | 1984-06-06 |
| JPH03229321A (ja) | 1991-10-11 |
| JPH03228121A (ja) | 1991-10-09 |
| GB8330888D0 (en) | 1983-12-29 |
| JPH0450615B2 (enrdf_load_stackoverflow) | 1992-08-14 |
| JPH0467211B2 (enrdf_load_stackoverflow) | 1992-10-27 |
| DE3326388A1 (de) | 1984-02-23 |
| GB8330889D0 (en) | 1983-12-29 |
| JPH0450614B2 (enrdf_load_stackoverflow) | 1992-08-14 |
| JPS5957343A (ja) | 1984-04-02 |
| GB8306208D0 (en) | 1983-04-13 |
| GB2130774B (en) | 1986-02-12 |
| GB2130774A (en) | 1984-06-06 |
| DE3326388C2 (enrdf_load_stackoverflow) | 1993-04-01 |
| GB2127187B (en) | 1986-03-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4571456B1 (en) | Portable computer | |
| DE3380232D1 (en) | Interrupt processor | |
| DE3380884D1 (en) | Processor for fast multiplication | |
| AU562479B2 (en) | Special instruction processing unit | |
| AU574095B2 (en) | Code determination using half-adder based operand comparator | |
| GB8322092D0 (en) | Developer | |
| GB8328164D0 (en) | Computer generated mold | |
| EP0096333A3 (en) | Full adder | |
| EP0110160A3 (en) | Floating-point arithmetic operation system | |
| GB8315327D0 (en) | Electronic calculator | |
| GB2131746B (en) | Keyboards | |
| GB8326610D0 (en) | Computer | |
| AU88574S (en) | Calculator | |
| EP0104956A3 (en) | Keyboard | |
| GB8302641D0 (en) | Developer | |
| GB2132801B (en) | Keyboard | |
| GB2130771B (en) | Incrementer for operating on n-digit operands | |
| GB2120425B (en) | Arithmetic control unit | |
| AU2195583A (en) | Arithmetic adder circuit | |
| AU550352B2 (en) | Executing decimal arithmetic instructions | |
| GB2133189B (en) | Microprogram arrangement | |
| GB8319634D0 (en) | Keyboards | |
| ZA831348B (en) | Medicament based on l-methionine | |
| GB8519131D0 (en) | Calculator | |
| EP0411679A3 (en) | Computer for reducing the execution time required for branch instructions |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 19960307 |