GB1548778A - Mehtod of forming an integrated circuit and an intergratedcircuit structure - Google Patents

Mehtod of forming an integrated circuit and an intergratedcircuit structure

Info

Publication number
GB1548778A
GB1548778A GB51660/77A GB5166077A GB1548778A GB 1548778 A GB1548778 A GB 1548778A GB 51660/77 A GB51660/77 A GB 51660/77A GB 5166077 A GB5166077 A GB 5166077A GB 1548778 A GB1548778 A GB 1548778A
Authority
GB
United Kingdom
Prior art keywords
intergratedcircuit
mehtod
forming
integrated circuit
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB51660/77A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Publication of GB1548778A publication Critical patent/GB1548778A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
    • H10W10/0121—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] in regions recessed from the surface, e.g. in trenches or grooves
    • H10W10/0124—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] in regions recessed from the surface, e.g. in trenches or grooves the regions having non-rectangular shapes, e.g. rounded
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
    • H10W10/0125—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics
    • H10W10/0126—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics introducing electrical active impurities in local oxidation regions to create channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/021—Manufacture or treatment of air gaps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/13—Isolation regions comprising dielectric materials formed using local oxidation of silicon [LOCOS], e.g. sealed interface localised oxidation [SILO] or side-wall mask isolation [SWAMI]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/20—Air gaps
GB51660/77A 1976-12-27 1977-12-12 Mehtod of forming an integrated circuit and an intergratedcircuit structure Expired GB1548778A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US75472376A 1976-12-27 1976-12-27

Publications (1)

Publication Number Publication Date
GB1548778A true GB1548778A (en) 1979-07-18

Family

ID=25036034

Family Applications (1)

Application Number Title Priority Date Filing Date
GB51660/77A Expired GB1548778A (en) 1976-12-27 1977-12-12 Mehtod of forming an integrated circuit and an intergratedcircuit structure

Country Status (7)

Country Link
US (1) US4155783A (enExample)
JP (1) JPS5383585A (enExample)
CA (1) CA1090006A (enExample)
DE (1) DE2758283C2 (enExample)
FR (1) FR2375720A1 (enExample)
GB (1) GB1548778A (enExample)
IT (1) IT1090820B (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5572052A (en) * 1978-11-27 1980-05-30 Fujitsu Ltd Preparation of semiconductor device
US4289550A (en) * 1979-05-25 1981-09-15 Raytheon Company Method of forming closely spaced device regions utilizing selective etching and diffusion
US4677456A (en) * 1979-05-25 1987-06-30 Raytheon Company Semiconductor structure and manufacturing method
US4255212A (en) * 1979-07-02 1981-03-10 The Regents Of The University Of California Method of fabricating photovoltaic cells
GB2115609B (en) * 1982-02-25 1986-04-30 Raytheon Co Semiconductor structure manufacturing method
JPH073858B2 (ja) * 1984-04-11 1995-01-18 株式会社日立製作所 半導体装置の製造方法
US4824795A (en) * 1985-12-19 1989-04-25 Siliconix Incorporated Method for obtaining regions of dielectrically isolated single crystal silicon
JPS6327188U (enExample) * 1986-08-05 1988-02-23
US5399901A (en) * 1994-04-20 1995-03-21 General Instrument Corp. Semiconductor devices having a mesa structure and method of fabrication for improved surface voltage breakdown characteristics
US6822332B2 (en) * 2002-09-23 2004-11-23 International Business Machines Corporation Fine line circuitization
TWI404136B (zh) * 2010-04-13 2013-08-01 Univ Nat Taipei Technology 製作底切蝕刻微結構的製程方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3716425A (en) * 1970-08-24 1973-02-13 Motorola Inc Method of making semiconductor devices through overlapping diffusions
US3801390A (en) * 1970-12-28 1974-04-02 Bell Telephone Labor Inc Preparation of high resolution shadow masks
US3725160A (en) * 1970-12-30 1973-04-03 Texas Instruments Inc High density integrated circuits
US3748187A (en) * 1971-08-03 1973-07-24 Hughes Aircraft Co Self-registered doped layer for preventing field inversion in mis circuits
US3796612A (en) * 1971-08-05 1974-03-12 Scient Micro Syst Inc Semiconductor isolation method utilizing anisotropic etching and differential thermal oxidation
JPS4984380A (enExample) * 1972-12-19 1974-08-13
US4047195A (en) * 1973-11-12 1977-09-06 Scientific Micro Systems, Inc. Semiconductor structure
US3986200A (en) * 1974-01-02 1976-10-12 Signetics Corporation Semiconductor structure and method
US3901737A (en) * 1974-02-15 1975-08-26 Signetics Corp Method for forming a semiconductor structure having islands isolated by moats
US3920482A (en) * 1974-03-13 1975-11-18 Signetics Corp Method for forming a semiconductor structure having islands isolated by adjacent moats
JPS5289484A (en) * 1975-04-25 1977-07-27 Toyo Dengu Seisakushiyo Kk Semiconductor ic device
US3966514A (en) * 1975-06-30 1976-06-29 Ibm Corporation Method for forming dielectric isolation combining dielectric deposition and thermal oxidation
US3961999A (en) * 1975-06-30 1976-06-08 Ibm Corporation Method for forming recessed dielectric isolation with a minimized "bird's beak" problem
DE2529598C3 (de) * 1975-07-02 1978-05-24 Siemens Ag, 1000 Berlin Und 8000 Muenchen Verfahren zur Herstellung einer monolithisch integrierten Halbleiterschaltung mit bipolaren Transistoren
JPS5244173A (en) * 1975-10-06 1977-04-06 Hitachi Ltd Method of flat etching of silicon substrate
US4066473A (en) * 1976-07-15 1978-01-03 Fairchild Camera And Instrument Corporation Method of fabricating high-gain transistors

Also Published As

Publication number Publication date
JPS5383585A (en) 1978-07-24
DE2758283C2 (de) 1986-06-12
DE2758283A1 (de) 1978-07-06
FR2375720A1 (fr) 1978-07-21
CA1090006A (en) 1980-11-18
US4155783A (en) 1979-05-22
FR2375720B1 (enExample) 1982-07-30
IT1090820B (it) 1985-06-26
JPS6123657B2 (enExample) 1986-06-06

Similar Documents

Publication Publication Date Title
JPS5317276A (en) Integrated circuit package and method of manufacture thereof
JPS52124168A (en) Method of assembling electronic device circuit
JPS5347241A (en) Integrated circuit
JPS5357756A (en) Method of assembling integrated circuit assembly
JPS5381951A (en) Electrical device and method of manufacturing same
MY8400296A (en) An electronic timepiece
GB1548778A (en) Mehtod of forming an integrated circuit and an intergratedcircuit structure
GB1540558A (en) Manufacture of an electronic micro-package
JPS54116186A (en) Integrated circuit and method of fabricating same
JPS5337858A (en) Terminal structure for flexible circuit and method of producing same
JPS52110498A (en) Method of manufacturing thckkfilm circuit
JPS52151866A (en) Circuit substrate and method of forming same
AU3179377A (en) Electronic circuit
JPS53867A (en) Methid of connecting circuits
JPS536876A (en) Hybrid integrated circuit and method of producing same
JPS5345972A (en) Electrical device and method of manufacture thereof
JPS5245060A (en) Method of mounting integrated circuit parts
JPS52123850A (en) Electronic circuit
GB1557834A (en) Semiconductor devices and to circuit arrangements including such devices
JPS5245056A (en) Integrated circuit and method of producing same
JPS5291172A (en) Electric circuit carrier and method of producing same
JPS52151863A (en) Method of coating integrated circuit
JPS5337856A (en) Thick film circuit and method of producing same
JPS5332370A (en) Electronic parts and method of manufacturing them
JPS531862A (en) Hybrid integrated circuit and method of producing same

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19931212