FR3036200B1 - Methode de calibration pour equipements de traitement thermique - Google Patents

Methode de calibration pour equipements de traitement thermique

Info

Publication number
FR3036200B1
FR3036200B1 FR1554322A FR1554322A FR3036200B1 FR 3036200 B1 FR3036200 B1 FR 3036200B1 FR 1554322 A FR1554322 A FR 1554322A FR 1554322 A FR1554322 A FR 1554322A FR 3036200 B1 FR3036200 B1 FR 3036200B1
Authority
FR
France
Prior art keywords
thermal treatment
treatment equipment
calibration method
calibration
equipment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1554322A
Other languages
English (en)
Other versions
FR3036200A1 (fr
Inventor
Sebastien Mougel
Didier Masselin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Priority to FR1554322A priority Critical patent/FR3036200B1/fr
Priority to JP2016096518A priority patent/JP6849319B2/ja
Priority to US15/153,509 priority patent/US9805969B2/en
Priority to CN201610320253.6A priority patent/CN106158623B/zh
Priority to KR1020160059098A priority patent/KR102536677B1/ko
Publication of FR3036200A1 publication Critical patent/FR3036200A1/fr
Application granted granted Critical
Publication of FR3036200B1 publication Critical patent/FR3036200B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67242Apparatus for monitoring, sorting or marking
    • H01L21/67248Temperature monitoring
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67155Apparatus for manufacturing or treating in a plurality of work-stations
    • H01L21/67207Apparatus for manufacturing or treating in a plurality of work-stations comprising a chamber adapted to a particular process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/12Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1203Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1229Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with different crystal properties within a device or between different devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/1262Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
    • H01L27/1266Multistep manufacturing methods with a particular formation, treatment or coating of the substrate the substrate on which the devices are formed not being the final device substrate, e.g. using a temporary substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Formation Of Insulating Films (AREA)
FR1554322A 2015-05-13 2015-05-13 Methode de calibration pour equipements de traitement thermique Active FR3036200B1 (fr)

Priority Applications (5)

Application Number Priority Date Filing Date Title
FR1554322A FR3036200B1 (fr) 2015-05-13 2015-05-13 Methode de calibration pour equipements de traitement thermique
JP2016096518A JP6849319B2 (ja) 2015-05-13 2016-05-12 熱処理ユニットのための較正方法
US15/153,509 US9805969B2 (en) 2015-05-13 2016-05-12 Calibration method for heat treatment units
CN201610320253.6A CN106158623B (zh) 2015-05-13 2016-05-13 用于热处理单元的校正方法
KR1020160059098A KR102536677B1 (ko) 2015-05-13 2016-05-13 열처리 유닛들을 위한 교정 방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR1554322A FR3036200B1 (fr) 2015-05-13 2015-05-13 Methode de calibration pour equipements de traitement thermique

Publications (2)

Publication Number Publication Date
FR3036200A1 FR3036200A1 (fr) 2016-11-18
FR3036200B1 true FR3036200B1 (fr) 2017-05-05

Family

ID=54329610

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1554322A Active FR3036200B1 (fr) 2015-05-13 2015-05-13 Methode de calibration pour equipements de traitement thermique

Country Status (5)

Country Link
US (1) US9805969B2 (fr)
JP (1) JP6849319B2 (fr)
KR (1) KR102536677B1 (fr)
CN (1) CN106158623B (fr)
FR (1) FR3036200B1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6618336B2 (ja) * 2015-11-19 2019-12-11 株式会社Screenホールディングス 基板の温度分布調整方法
CN107910280B (zh) * 2017-11-20 2020-01-21 上海华力微电子有限公司 一种建立全局调节模型进行优化快速热退火的方法
WO2023039846A1 (fr) * 2021-09-17 2023-03-23 西门子股份公司 Procédé et système de mise à jour de courbe de points de consigne, et support de stockage
DE102022130987A1 (de) 2022-11-23 2024-05-23 Aixtron Se Verfahren zum Einrichten eines CVD-Reaktors
CN116845007A (zh) * 2023-07-14 2023-10-03 北京屹唐半导体科技股份有限公司 一种用于半导体工艺的温度控制方法

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5618461A (en) 1994-11-30 1997-04-08 Micron Technology, Inc. Reflectance method for accurate process calibration in semiconductor wafer heat treatment
FR2747506B1 (fr) * 1996-04-11 1998-05-15 Commissariat Energie Atomique Procede d'obtention d'un film mince de materiau semiconducteur comprenant notamment des composants electroniques
JP4232307B2 (ja) * 1999-03-23 2009-03-04 東京エレクトロン株式会社 バッチ式熱処理装置の運用方法
JP4847803B2 (ja) * 2000-09-29 2011-12-28 株式会社日立国際電気 温度制御方法、熱処理装置、及び半導体装置の製造方法
JP4149687B2 (ja) * 2001-07-19 2008-09-10 シャープ株式会社 熱処理方法
US7346273B2 (en) * 2003-07-28 2008-03-18 Hitachi Kokusai Electric Inc Substrate processing equipment
US7577493B2 (en) * 2004-12-27 2009-08-18 Hitachi Kokusai Electric Inc. Temperature regulating method, thermal processing system and semiconductor device manufacturing method
FR2888663B1 (fr) * 2005-07-13 2008-04-18 Soitec Silicon On Insulator Procede de diminution de la rugosite d'une couche epaisse d'isolant
KR20080080113A (ko) * 2005-11-11 2008-09-02 디에스지 테크놀로지스 열처리 시스템, 열처리 부품 및 열처리 방법
US7312422B2 (en) * 2006-03-17 2007-12-25 Momentive Performance Materials Inc. Semiconductor batch heating assembly
JP4786499B2 (ja) * 2006-10-26 2011-10-05 東京エレクトロン株式会社 熱処理板の温度設定方法、プログラム、プログラムを記録したコンピュータ読み取り可能な記録媒体及び熱処理板の温度設定装置
JP4796476B2 (ja) * 2006-11-07 2011-10-19 東京エレクトロン株式会社 熱処理板の温度設定方法、プログラム、プログラムを記録したコンピュータ読み取り可能な記録媒体及び熱処理板の温度設定装置
DE602006017906D1 (de) * 2006-12-26 2010-12-09 Soitec Silicon On Insulator Verfahren zum herstellen einer halbleiter-auf-isolator-struktur
FR2912258B1 (fr) * 2007-02-01 2009-05-08 Soitec Silicon On Insulator "procede de fabrication d'un substrat du type silicium sur isolant"
JP5274213B2 (ja) * 2008-11-14 2013-08-28 株式会社日立国際電気 基板処理装置および半導体装置の製造方法、温度制御方法
CN102292810A (zh) * 2008-11-26 2011-12-21 Memc电子材料有限公司 用于处理绝缘体上硅结构的方法
US20100240224A1 (en) * 2009-03-20 2010-09-23 Taiwan Semiconductor Manufactruing Co., Ltd. Multi-zone semiconductor furnace
US8888360B2 (en) * 2010-12-30 2014-11-18 Veeco Instruments Inc. Methods and systems for in-situ pyrometer calibration
JP5788355B2 (ja) * 2012-03-29 2015-09-30 東京エレクトロン株式会社 熱処理システム、熱処理方法、及び、プログラム
JP2014093471A (ja) * 2012-11-06 2014-05-19 Ulvac Japan Ltd 誘導加熱炉、SiC基板のアニール方法
FR2998047B1 (fr) 2012-11-12 2015-10-02 Soitec Silicon On Insulator Procede de mesure des variations d'epaisseur d'une couche d'une structure semi-conductrice multicouche

Also Published As

Publication number Publication date
FR3036200A1 (fr) 2016-11-18
KR20160134581A (ko) 2016-11-23
CN106158623A (zh) 2016-11-23
KR102536677B1 (ko) 2023-05-25
US9805969B2 (en) 2017-10-31
US20160336215A1 (en) 2016-11-17
CN106158623B (zh) 2021-07-06
JP6849319B2 (ja) 2021-03-24
JP2017034229A (ja) 2017-02-09

Similar Documents

Publication Publication Date Title
EP3359171C0 (fr) Utilisation d'akkermansia muciniphila pour traiter des états inflammatoires
DK3265087T3 (da) Fremgangsmåde til behandling med tradipitant
GB2541933B (en) Temperature measuring method
GB2557480B (en) Heat utilizing apparatus
HUE051924T2 (hu) Hõkezelési eljárás
HUE059496T2 (hu) Hõkezelési eljárás
HK1258611A1 (zh) 腹水的治療
GB2561446B (en) Temperature adjustment apparatus
DK3379942T3 (da) Temperaturstyret optøningsfremgangsmåde og -apparat
GB2550677B (en) Process of removing heat
BR112017007790A2 (pt) método e aparelho de horticultura
FR3036200B1 (fr) Methode de calibration pour equipements de traitement thermique
PL3249329T3 (pl) Aparat do obróbki cieplnej
FI20165915A (fi) Suihkujäähdytin ja menetelmä veden jäähdyttämiseksi
GB2536049B (en) Advanced thermal treatment method
DE112015001965A5 (de) Schaltung zur Temperaturkompensation
IL256088A (en) A method for measuring hybrid production
GB2558216B (en) Method of heat treatment
PL3374324T3 (pl) Sposób obróbki materiałów szklistych poprzez polaryzację termiczną
GB201518848D0 (en) Thermal treatment device
FI20155671A (fi) Menetelmä veden käsittelemiseksi
GB201513343D0 (en) Apparatus and method for exchanging heat
ITUB20153591A1 (it) Metodo di panificazione
IL238731A (en) Sterile hot water cooling facility
DK3115051T3 (da) Endoparasit kontrol agens

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20161118

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

PLFP Fee payment

Year of fee payment: 5

PLFP Fee payment

Year of fee payment: 6

PLFP Fee payment

Year of fee payment: 7

PLFP Fee payment

Year of fee payment: 8

PLFP Fee payment

Year of fee payment: 9

PLFP Fee payment

Year of fee payment: 10