FR2972567B1 - Méthode de formation d'une structure de ge sur iii/v sur isolant - Google Patents

Méthode de formation d'une structure de ge sur iii/v sur isolant

Info

Publication number
FR2972567B1
FR2972567B1 FR1151939A FR1151939A FR2972567B1 FR 2972567 B1 FR2972567 B1 FR 2972567B1 FR 1151939 A FR1151939 A FR 1151939A FR 1151939 A FR1151939 A FR 1151939A FR 2972567 B1 FR2972567 B1 FR 2972567B1
Authority
FR
France
Prior art keywords
iii
layer
forming
cleaved
donor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1151939A
Other languages
English (en)
Other versions
FR2972567A1 (fr
Inventor
Nicolas Daval
Cecile Aulnette
Bich-Yen Nguyen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Priority to FR1151939A priority Critical patent/FR2972567B1/fr
Priority to TW100142766A priority patent/TWI493621B/zh
Priority to JP2011257889A priority patent/JP5521239B2/ja
Priority to SG2011088572A priority patent/SG184620A1/en
Priority to KR1020120003750A priority patent/KR101416736B1/ko
Priority to CN201210022444.6A priority patent/CN102709225B/zh
Priority to US13/399,273 priority patent/US9018678B2/en
Priority to EP12158842A priority patent/EP2498295A1/fr
Publication of FR2972567A1 publication Critical patent/FR2972567A1/fr
Application granted granted Critical
Publication of FR2972567B1 publication Critical patent/FR2972567B1/fr
Priority to KR1020130149155A priority patent/KR101806913B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78681—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
FR1151939A 2011-03-09 2011-03-09 Méthode de formation d'une structure de ge sur iii/v sur isolant Active FR2972567B1 (fr)

Priority Applications (9)

Application Number Priority Date Filing Date Title
FR1151939A FR2972567B1 (fr) 2011-03-09 2011-03-09 Méthode de formation d'une structure de ge sur iii/v sur isolant
TW100142766A TWI493621B (zh) 2011-03-09 2011-11-22 形成絕緣體上三／五族上鍺一構造之方法
JP2011257889A JP5521239B2 (ja) 2011-03-09 2011-11-25 Ｇｅ・オン・ＩＩＩ／Ｖ族・オン・インシュレータ構造を形成するための方法
SG2011088572A SG184620A1 (en) 2011-03-09 2011-11-30 Method for forming a ge on iii/v-on-insulator structure
KR1020120003750A KR101416736B1 (ko) 2011-03-09 2012-01-12 절연체 상 Ⅲ/Ⅴ 상의 Ｇｅ 구조의 형성 방법
CN201210022444.6A CN102709225B (zh) 2011-03-09 2012-02-01 形成绝缘体上iii/v族上锗结构的方法
US13/399,273 US9018678B2 (en) 2011-03-09 2012-02-17 Method for forming a Ge on III/V-on-insulator structure
EP12158842A EP2498295A1 (fr) 2011-03-09 2012-03-09 Methode de formation d'une structure de Ge sur III/V sur isolant.
KR1020130149155A KR101806913B1 (ko) 2011-03-09 2013-12-03 절연체 상 Ⅲ/Ⅴ 상의 Ｇｅ 구조의 형성 방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR1151939A FR2972567B1 (fr) 2011-03-09 2011-03-09 Méthode de formation d'une structure de ge sur iii/v sur isolant

Publications (2)

Publication Number Publication Date
FR2972567A1 FR2972567A1 (fr) 2012-09-14
FR2972567B1 true FR2972567B1 (fr) 2013-03-22

Family

ID=43983781

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1151939A Active FR2972567B1 (fr) 2011-03-09 2011-03-09 Méthode de formation d'une structure de ge sur iii/v sur isolant

Country Status (8)

Country Link
US (1) US9018678B2 (fr)
EP (1) EP2498295A1 (fr)
JP (1) JP5521239B2 (fr)
KR (2) KR101416736B1 (fr)
CN (1) CN102709225B (fr)
FR (1) FR2972567B1 (fr)
SG (1) SG184620A1 (fr)
TW (1) TWI493621B (fr)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2968121B1 (fr) 2010-11-30 2012-12-21 Soitec Silicon On Insulator Procede de transfert d'une couche a haute temperature
US8878251B2 (en) * 2012-10-17 2014-11-04 Seoul National University R&Db Foundation Silicon-compatible compound junctionless field effect transistor
US9147803B2 (en) 2013-01-02 2015-09-29 Micron Technology, Inc. Engineered substrates having epitaxial formation structures with enhanced shear strength and associated systems and methods
US9082692B2 (en) 2013-01-02 2015-07-14 Micron Technology, Inc. Engineered substrate assemblies with epitaxial templates and related systems, methods, and devices
US9716176B2 (en) 2013-11-26 2017-07-25 Samsung Electronics Co., Ltd. FinFET semiconductor devices including recessed source-drain regions on a bottom semiconductor layer and methods of fabricating the same
US9123569B1 (en) 2014-03-06 2015-09-01 International Business Machines Corporation Complementary metal-oxide-semiconductor structure with III-V and silicon germanium transistors on insulator
US9219150B1 (en) * 2014-09-18 2015-12-22 Soitec Method for fabricating semiconductor structures including fin structures with different strain states, and related semiconductor structures
KR102632041B1 (ko) * 2015-09-04 2024-02-01 난양 테크놀러지컬 유니버시티 기판을 인캡슐레이션하는 방법
US10366918B2 (en) * 2016-10-04 2019-07-30 International Business Machines Corporation Self-aligned trench metal-alloying for III-V nFETs
KR102045989B1 (ko) 2018-03-14 2019-11-18 한국과학기술연구원 상호 확산을 사용한 반도체 소자 및 이를 제조하는 방법
US10971522B2 (en) 2018-08-21 2021-04-06 International Business Machines Corporation High mobility complementary metal-oxide-semiconductor (CMOS) devices with fins on insulator
US11393789B2 (en) * 2019-05-31 2022-07-19 Qualcomm Incorporated Stacked circuits of III-V devices over silicon with high quality integrated passives with hybrid bonding

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59172776A (ja) * 1983-03-23 1984-09-29 Oki Electric Ind Co Ltd 半導体装置の製造方法
JPH0616502B2 (ja) * 1983-05-17 1994-03-02 株式会社東芝 半導体素子の製造方法
JPH05160157A (ja) * 1991-12-11 1993-06-25 Oki Electric Ind Co Ltd 電界効果トランジスタの製造方法
US6573126B2 (en) * 2000-08-16 2003-06-03 Massachusetts Institute Of Technology Process for producing semiconductor article using graded epitaxial growth
JP4949014B2 (ja) * 2003-01-07 2012-06-06 ソワテク 薄層を除去した後の多層構造を備えるウェハのリサイクル
US6995427B2 (en) 2003-01-29 2006-02-07 S.O.I.Tec Silicon On Insulator Technologies S.A. Semiconductor structure for providing strained crystalline layer on insulator and method for fabricating same
JP4853990B2 (ja) * 2003-01-29 2012-01-11 ソイテック 絶縁体上に歪み結晶層を製造する方法、前記方法による半導体構造及び製造された半導体構造
US7279369B2 (en) * 2003-08-21 2007-10-09 Intel Corporation Germanium on insulator fabrication via epitaxial germanium bonding
FR2860340B1 (fr) * 2003-09-30 2006-01-27 Soitec Silicon On Insulator Collage indirect avec disparition de la couche de collage
ES2363089T3 (es) * 2004-04-30 2011-07-20 Dichroic Cell S.R.L. Método para producir sustratos de ge virtuales para la integración iii/v sobre si (001).
FR2876841B1 (fr) * 2004-10-19 2007-04-13 Commissariat Energie Atomique Procede de realisation de multicouches sur un substrat
PE20070477A1 (es) 2005-08-02 2007-05-16 Shell Int Research Proceso para la preparacion de carbonatos de alquileno
EP1763069B1 (fr) * 2005-09-07 2016-04-13 Soitec Méthode de fabrication d'un hétérostructure
CN101326646B (zh) * 2005-11-01 2011-03-16 麻省理工学院 单片集成的半导体材料和器件
CN101449366A (zh) * 2006-06-23 2009-06-03 国际商业机器公司 使用ⅲ-ⅴ族化合物半导体及高介电常数栅极电介质的掩埋沟道金属氧化物半导体场效应晶体管
US20080001173A1 (en) 2006-06-23 2008-01-03 International Business Machines Corporation BURIED CHANNEL MOSFET USING III-V COMPOUND SEMICONDUCTORS AND HIGH k GATE DIELECTRICS
US7781801B2 (en) * 2006-09-25 2010-08-24 Alcatel-Lucent Usa Inc. Field-effect transistors whose gate electrodes are over semiconductor heterostructures and parts of source and drain electrodes
EP1928020B1 (fr) * 2006-11-30 2020-04-22 Soitec Procédé de fabrication d'une hétérostructure semi-conductrice
FR2931293B1 (fr) * 2008-05-15 2010-09-03 Soitec Silicon On Insulator Procede de fabrication d'une heterostructure support d'epitaxie et heterostructure correspondante
US8093584B2 (en) * 2008-12-23 2012-01-10 Intel Corporation Self-aligned replacement metal gate process for QWFET devices
EP2270840B1 (fr) * 2009-06-29 2020-06-03 IMEC vzw Procédé de fabrication d'un substrat en materiau III-V et substrat correspondant

Also Published As

Publication number Publication date
KR101806913B1 (ko) 2017-12-08
US9018678B2 (en) 2015-04-28
KR20120103437A (ko) 2012-09-19
EP2498295A1 (fr) 2012-09-12
JP5521239B2 (ja) 2014-06-11
CN102709225B (zh) 2015-10-28
SG184620A1 (en) 2012-10-30
TWI493621B (zh) 2015-07-21
US20120228672A1 (en) 2012-09-13
KR101416736B1 (ko) 2014-07-09
CN102709225A (zh) 2012-10-03
JP2012191170A (ja) 2012-10-04
KR20130138711A (ko) 2013-12-19
TW201237958A (en) 2012-09-16
FR2972567A1 (fr) 2012-09-14

Similar Documents

Publication Publication Date Title
FR2972567B1 (fr) Méthode de formation d'une structure de ge sur iii/v sur isolant
GB201212740D0 (en) Fabrication of a vertical heterojunction tunnel-fet
GB2511002A (en) Fets with hybrid channel materials
GB2497258A (en) Nanowire field effect transistors
GB2497060A (en) Method and structure for pFET junction profile with SiGe channel
WO2007142911A3 (fr) Structure semi-conducteur sur isolant réalisée au moyen de recuit par rayonnement
WO2010056433A3 (fr) Transistor pmos à canal sige à compression optimisée présentant un profil ge et une couche de coiffe de silicium optimisée mis au point
TW200729465A (en) An embedded strain layer in thin SOI transistors and a method of forming the same
GB2510768A (en) Nanowire field effect transistor device
WO2009120612A3 (fr) Dispositifs à semi-conducteur avec allongement en traction et/ou déformation de compression et leurs procédé de fabrication, structure de conception
TW200746412A (en) Virtual body-contacted trigate
WO2011109146A3 (fr) Structures semi-conductrices et métalliques sur isolant, procédés de fabrication de telles structures et dispositifs semi-conducteurs comprenant de telles structures
GB2467935B (en) Formation of thin layers of GaAs and germanium materials
GB2491778A (en) A P-Fet with a strained nanowire channel and embedded sige source and drain stressors
GB201301434D0 (en) Replacement-gate finfet structure and process
WO2009032581A3 (fr) Structure de transistor au ge à canal p à mobilité de trous élevée sur un substrat de si
GB2523684A (en) Conversion of thin transistor elements from silicon to silicon germanium
SG151168A1 (en) Multiple gate field effect transistor structure and method for fabricating same
WO2012015550A3 (fr) Dispositif à semi-conducteurs, et structure associée
TW200640008A (en) Structure and method of fabricating a hybrid substrate for high-performance hybrid-orientation silicon-on-insulator CMOS devices
WO2012040681A3 (fr) Dispositif à puits quantiques non planaires comprenant une couche interfaciale et procédé de formation de celui-ci
TW201712800A (en) Sub-fin sidewall passivation in replacement channel FinFETs
TW200701457A (en) High performance filed effect transistors on soi substrate with stress-inducing material as buried insulator and methods
GB2541146A (en) Method of manufacturing a germanium-on-insulator substrate
GB2521083A (en) Semiconductor device

Legal Events

Date Code Title Description
CD Change of name or company name

Owner name: SOITEC, FR

Effective date: 20130109

PLFP Fee payment

Year of fee payment: 6

PLFP Fee payment

Year of fee payment: 7

PLFP Fee payment

Year of fee payment: 8

PLFP Fee payment

Year of fee payment: 10

PLFP Fee payment

Year of fee payment: 11

PLFP Fee payment

Year of fee payment: 12

PLFP Fee payment

Year of fee payment: 13

PLFP Fee payment

Year of fee payment: 14