FR2790887B1 - Circuit logique protege contre des perturbations transitoires - Google Patents

Circuit logique protege contre des perturbations transitoires

Info

Publication number
FR2790887B1
FR2790887B1 FR9903027A FR9903027A FR2790887B1 FR 2790887 B1 FR2790887 B1 FR 2790887B1 FR 9903027 A FR9903027 A FR 9903027A FR 9903027 A FR9903027 A FR 9903027A FR 2790887 B1 FR2790887 B1 FR 2790887B1
Authority
FR
France
Prior art keywords
logic circuit
protected against
against transient
circuit protected
transient interference
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
FR9903027A
Other languages
English (en)
Other versions
FR2790887A1 (fr
Inventor
Michael Nicolaidis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Universite Joseph Fourier Grenoble 1
Original Assignee
Universite Joseph Fourier Grenoble 1
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to FR9903027A priority Critical patent/FR2790887B1/fr
Application filed by Universite Joseph Fourier Grenoble 1 filed Critical Universite Joseph Fourier Grenoble 1
Priority to JP2000604527A priority patent/JP2002539543A/ja
Priority to EP00910904A priority patent/EP1159783A1/fr
Priority to US09/936,032 priority patent/US7380192B1/en
Priority to CA002367151A priority patent/CA2367151A1/fr
Priority to PCT/FR2000/000573 priority patent/WO2000054410A1/fr
Publication of FR2790887A1 publication Critical patent/FR2790887A1/fr
Application granted granted Critical
Publication of FR2790887B1 publication Critical patent/FR2790887B1/fr
Priority to US11/820,714 priority patent/US7565590B2/en
Priority to US12/456,477 priority patent/US7904772B2/en
Priority to US12/932,201 priority patent/US8230279B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1497—Details of time redundant execution on a single processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/0033—Radiation hardening
    • H03K19/00338—In field effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Quality & Reliability (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Lock And Its Accessories (AREA)
  • Error Detection And Correction (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
FR9903027A 1999-03-09 1999-03-09 Circuit logique protege contre des perturbations transitoires Expired - Lifetime FR2790887B1 (fr)

Priority Applications (9)

Application Number Priority Date Filing Date Title
FR9903027A FR2790887B1 (fr) 1999-03-09 1999-03-09 Circuit logique protege contre des perturbations transitoires
EP00910904A EP1159783A1 (fr) 1999-03-09 2000-03-08 Circuit logique protege contre des perturbations transitoires
US09/936,032 US7380192B1 (en) 1999-03-09 2000-03-08 Logic circuit protected against transient disturbances
CA002367151A CA2367151A1 (fr) 1999-03-09 2000-03-08 Circuit logique protege contre des perturbations transitoires
JP2000604527A JP2002539543A (ja) 1999-03-09 2000-03-08 過渡擾乱に対して保護された論理回路
PCT/FR2000/000573 WO2000054410A1 (fr) 1999-03-09 2000-03-08 Circuit logique protege contre des perturbations transitoires
US11/820,714 US7565590B2 (en) 1999-03-09 2007-06-19 Logic circuit protected against transitory perturbations
US12/456,477 US7904772B2 (en) 1999-03-09 2009-06-17 Logic circuit protected against transient disturbances
US12/932,201 US8230279B2 (en) 1999-03-09 2011-02-19 Logic circuit protected against transient disturbances

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9903027A FR2790887B1 (fr) 1999-03-09 1999-03-09 Circuit logique protege contre des perturbations transitoires

Publications (2)

Publication Number Publication Date
FR2790887A1 FR2790887A1 (fr) 2000-09-15
FR2790887B1 true FR2790887B1 (fr) 2003-01-03

Family

ID=9543078

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9903027A Expired - Lifetime FR2790887B1 (fr) 1999-03-09 1999-03-09 Circuit logique protege contre des perturbations transitoires

Country Status (6)

Country Link
US (3) US7380192B1 (fr)
EP (1) EP1159783A1 (fr)
JP (1) JP2002539543A (fr)
CA (1) CA2367151A1 (fr)
FR (1) FR2790887B1 (fr)
WO (1) WO2000054410A1 (fr)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6614257B2 (en) * 2000-05-12 2003-09-02 Bae Systems Information And Electronics Systems Integration, Inc. Logic architecture for single event upset immunity
FR2830972B1 (fr) * 2001-10-12 2004-09-10 Iroc Technologies Architecture de circuits protegee contre des perturbations
US7278080B2 (en) 2003-03-20 2007-10-02 Arm Limited Error detection and recovery within processing stages of an integrated circuit
WO2004084233A1 (fr) 2003-03-20 2004-09-30 Arm Limited Systeme de memoire a mecanismes de lecture de donnees rapide et lente
US8185812B2 (en) 2003-03-20 2012-05-22 Arm Limited Single event upset error detection within an integrated circuit
US8650470B2 (en) 2003-03-20 2014-02-11 Arm Limited Error recovery within integrated circuit
WO2004084070A1 (fr) * 2003-03-20 2004-09-30 Arm Limited Detection et recuperation systematiques et aleatoires des erreurs au cours des operations de traitement d'un circuit integre
US7861228B2 (en) * 2003-12-03 2010-12-28 Hewlett-Packard Development Company, L.P. Variable delay instruction for implementation of temporal redundancy
US20060119410A1 (en) * 2004-12-06 2006-06-08 Honeywell International Inc. Pulse-rejecting circuit for suppressing single-event transients
FR2884080B1 (fr) * 2005-04-05 2007-05-25 Iroc Technologies Sa Ensemble de circuits electroniques protege contre des perturbations transitoires
DE102005049232A1 (de) * 2005-10-14 2007-04-26 Infineon Technologies Ag Integrierter Schaltkreis und Verfahren zum Betreiben eines integrierten Schaltkreises
JP5044778B2 (ja) * 2006-09-13 2012-10-10 国立大学法人 千葉大学 半導体集積回路
US7827454B2 (en) * 2007-07-17 2010-11-02 Renesas Electronics Corporation Semiconductor device
JP5151413B2 (ja) * 2007-11-20 2013-02-27 富士通セミコンダクター株式会社 データ保持回路
DE102009002688A1 (de) * 2009-04-28 2010-05-06 Robert Bosch Gmbh Störimpulsunterdrückungsschaltung
US8791718B2 (en) 2011-06-02 2014-07-29 Arizona Board Of Regents For And On Behalf Of Arizona State University Sequential state elements in triple-mode redundant (TMR) state machines
US9041429B2 (en) 2011-06-02 2015-05-26 Arizona Board Of Regents, A Body Corporate Of The State Of Arizona, Acting For And On Behalf Of Arizona State University Sequential state elements for triple-mode redundant state machines, related methods, and systems
FR2977045B1 (fr) * 2011-06-23 2015-12-11 Thales Sa Dispositif de memoire corrigeant l'effet de collisions de particules a hautes energie.
EP2675067B1 (fr) 2012-06-12 2019-10-16 iRoC Technologies Circuit robuste protégé contre des perturbations transitoires et défauts de synchronisation
US9054688B2 (en) 2012-09-19 2015-06-09 Arizona Board Of Regents, A Body Corporate Of The State Of Arizona, Acting For And On Behalf Of Arizona State University Sequential state elements radiation hardened by design
US9734272B2 (en) 2014-06-13 2017-08-15 Arizona Board Of Regents On Behalf Of Arizona State University Techniques for generating physical layouts of in silico multi mode integrated circuits
US20170184664A1 (en) * 2015-12-28 2017-06-29 Michel Nicolaidis Highly efficient double-sampling architectures
US10579536B2 (en) 2016-08-09 2020-03-03 Arizona Board Of Regents On Behalf Of Arizona State University Multi-mode radiation hardened multi-core microprocessors

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3180975A (en) * 1961-01-24 1965-04-27 Sperry Rand Corp Binary counter
US3904891A (en) * 1971-06-25 1975-09-09 Us Navy Logic circuit for true and complement digital data transfer
US4025768A (en) * 1976-05-24 1977-05-24 Burroughs Corporation Method and apparatus for testing and diagnosing data processing circuitry
US4044312A (en) * 1976-11-26 1977-08-23 Stromberg-Carlson Corporation Comparison circuit for removing possibly false signals from a digital bit stream
US4093878A (en) * 1976-11-29 1978-06-06 Ncr Corporation De-glitchablenon-metastable flip-flop circuit
GB2037034A (en) * 1978-12-05 1980-07-02 Standard Telephones Cables Ltd Improvements in or relating to telephone exchanges
JPS56140722A (en) * 1980-03-31 1981-11-04 Hitachi Ltd Noise eliminating circuit
US4464754A (en) * 1982-03-26 1984-08-07 Rca Corporation Memory system with redundancy for error avoidance
EP0099114B1 (fr) * 1982-07-13 1988-05-11 Nec Corporation Simulateur logique pouvant opérer par base de niveaux et sur base de blocs logiques à chaque niveau
US4525635A (en) * 1982-12-15 1985-06-25 Rca Corporation Transient signal suppression circuit
JPS62173677A (ja) * 1986-01-28 1987-07-30 Mitsubishi Electric Corp 記憶装置
JPS6327782A (ja) * 1986-07-21 1988-02-05 Toyo Commun Equip Co Ltd 信号弁別方法
JPH01295516A (ja) * 1988-05-23 1989-11-29 Fujitsu Ltd 誤動作防止回路
JP2795323B2 (ja) * 1989-06-14 1998-09-10 富士通株式会社 位相差検出回路
US5072450A (en) * 1989-07-27 1991-12-10 Zenith Data Systems Corporation Method and apparatus for error detection and localization
JPH04137816A (ja) * 1990-09-28 1992-05-12 Nec Corp 雑音除去回路
US5301196A (en) * 1992-03-16 1994-04-05 International Business Machines Corporation Half-speed clock recovery and demultiplexer circuit
US5467464A (en) * 1993-03-09 1995-11-14 Apple Computer, Inc. Adaptive clock skew and duty cycle compensation for a serial data bus
US5416362A (en) * 1993-09-10 1995-05-16 Unisys Corporation Transparent flip-flop
CA2117936C (fr) * 1993-10-15 2000-01-18 Nobuyasu Kanekawa Circuit logique a fonction de detection des erreurs, methode de gestion de ressources redondantes et systeme insensible aux defaillances utilisant ce circuit
US5550864A (en) * 1993-12-01 1996-08-27 Broadband Communications Products Bit rate-insensitive mechanism for transmitting integrated clock and data signals over digital communication link
JP2692589B2 (ja) * 1994-06-28 1997-12-17 日本電気株式会社 駆動回路
WO1997040579A1 (fr) * 1996-04-22 1997-10-30 United Technologies Corporation Circuit logique resistant aux rayonnements
FR2830972B1 (fr) * 2001-10-12 2004-09-10 Iroc Technologies Architecture de circuits protegee contre des perturbations

Also Published As

Publication number Publication date
FR2790887A1 (fr) 2000-09-15
CA2367151A1 (fr) 2000-09-14
US20090259897A1 (en) 2009-10-15
WO2000054410A8 (fr) 2001-06-14
US20070250748A1 (en) 2007-10-25
JP2002539543A (ja) 2002-11-19
WO2000054410A1 (fr) 2000-09-14
US7565590B2 (en) 2009-07-21
US7380192B1 (en) 2008-05-27
EP1159783A1 (fr) 2001-12-05
US7904772B2 (en) 2011-03-08

Similar Documents

Publication Publication Date Title
FR2790887B1 (fr) Circuit logique protege contre des perturbations transitoires
DE60003575D1 (de) Schaltschutz
DE60039465D1 (de) Direktspeicherzugriffssteuerung
FI991359A0 (fi) Antennirakenne
IS6366A (is) Heterósýklísk setin pýrazólón
HK1045766A1 (en) Power supplies having protection circuits
DE60030840D1 (de) Leistungsschalter
DE69939684D1 (de) Mit esd-schutz ausgestatteter integrierter schaltkreis
GB0029103D0 (en) Enhanced protection for memory modification tracking
SG102019A1 (en) Magnetic tunnel junction magnetic random access memory
NO20022564D0 (no) Nye androgener
IL150357A0 (en) Substituted piperazine derivatives as mtp inhibitors
DE60008347D1 (de) Sicherungsdose
IS6258A (is) Heteróhringlaga efnasambönd sem tálma æðamyndun
GB2369693B (en) Protection for memory modification tracking
FR2694826B1 (fr) Circuit intégré de mémoire avec protection contre des perturbations.
FR2830972B1 (fr) Architecture de circuits protegee contre des perturbations
EP1153393A4 (fr) Circuit d'amplification de canal mot ameliore
GB2398440B (en) Transient protection circuit
DE69936396D1 (de) Il-5 hemmende 6-uracilderivate
SE9904818L (sv) Tillträdesskydd
SE9900920D0 (sv) Magnetfältskydd
DE60033049D1 (de) Kühlkreislauf
TW408858U (en) Protection circuit
SI1206462T1 (en) Heterocyclic compounds inhibiting angiogenesis

Legal Events

Date Code Title Description
TP Transmission of property
PLFP Fee payment

Year of fee payment: 18

PLFP Fee payment

Year of fee payment: 19

PLFP Fee payment

Year of fee payment: 20