FR2779255B1 - Procede de fabrication d'un dispositif electronique portable comportant au moins une puce de circuit integre - Google Patents

Procede de fabrication d'un dispositif electronique portable comportant au moins une puce de circuit integre

Info

Publication number
FR2779255B1
FR2779255B1 FR9806684A FR9806684A FR2779255B1 FR 2779255 B1 FR2779255 B1 FR 2779255B1 FR 9806684 A FR9806684 A FR 9806684A FR 9806684 A FR9806684 A FR 9806684A FR 2779255 B1 FR2779255 B1 FR 2779255B1
Authority
FR
France
Prior art keywords
manufacturing
electronic device
integrated circuit
portable electronic
circuit chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9806684A
Other languages
English (en)
French (fr)
Other versions
FR2779255A1 (fr
Inventor
Olivier Brunet
Jean Christophe Fidalgo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Gemplus SA
Original Assignee
Gemplus Card International SA
Gemplus SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to FR9806684A priority Critical patent/FR2779255B1/fr
Application filed by Gemplus Card International SA, Gemplus SA filed Critical Gemplus Card International SA
Priority to JP2000551358A priority patent/JP2002517047A/ja
Priority to AU38322/99A priority patent/AU3832299A/en
Priority to CN99806621A priority patent/CN1309796A/zh
Priority to BR9910718-0A priority patent/BR9910718A/pt
Priority to PCT/FR1999/001232 priority patent/WO1999062028A1/fr
Priority to CA002333431A priority patent/CA2333431A1/fr
Priority to EP99920924A priority patent/EP1084481A1/fr
Publication of FR2779255A1 publication Critical patent/FR2779255A1/fr
Application granted granted Critical
Publication of FR2779255B1 publication Critical patent/FR2779255B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07749Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
    • G06K19/07766Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card comprising at least a second communication arrangement in addition to a first non-contact communication arrangement
    • G06K19/07769Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card comprising at least a second communication arrangement in addition to a first non-contact communication arrangement the further communication means being a galvanic interface, e.g. hybrid or mixed smart cards having a contact and a non-contact interface
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07743External electrical contacts
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07749Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01039Yttrium [Y]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01087Francium [Fr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Credit Cards Or The Like (AREA)
FR9806684A 1998-05-27 1998-05-27 Procede de fabrication d'un dispositif electronique portable comportant au moins une puce de circuit integre Expired - Fee Related FR2779255B1 (fr)

Priority Applications (8)

Application Number Priority Date Filing Date Title
FR9806684A FR2779255B1 (fr) 1998-05-27 1998-05-27 Procede de fabrication d'un dispositif electronique portable comportant au moins une puce de circuit integre
AU38322/99A AU3832299A (en) 1998-05-27 1999-05-26 Method for making a portable electronic device comprising at least an integratedcircuit chip
CN99806621A CN1309796A (zh) 1998-05-27 1999-05-26 制造包括至少一个集成电路芯片的便携式电子装置的方法
BR9910718-0A BR9910718A (pt) 1998-05-27 1999-05-26 Processo de fabricação de um dispositivo eletrônico portátil que comporta pelo menos um microchip de circuito integrado
JP2000551358A JP2002517047A (ja) 1998-05-27 1999-05-26 少なくとも1つの集積回路チップを有する携帯電子装置の製造方法
PCT/FR1999/001232 WO1999062028A1 (fr) 1998-05-27 1999-05-26 Procede de fabrication d'un dispositif electronique portable comportant au moins une puce de circuit integre
CA002333431A CA2333431A1 (fr) 1998-05-27 1999-05-26 Procede de fabrication d'un dispositif electronique portable comportant au moins une puce de circuit integre
EP99920924A EP1084481A1 (fr) 1998-05-27 1999-05-26 Procede de fabrication d'un dispositif electronique portable comportant au moins une puce de circuit integre

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9806684A FR2779255B1 (fr) 1998-05-27 1998-05-27 Procede de fabrication d'un dispositif electronique portable comportant au moins une puce de circuit integre

Publications (2)

Publication Number Publication Date
FR2779255A1 FR2779255A1 (fr) 1999-12-03
FR2779255B1 true FR2779255B1 (fr) 2001-10-12

Family

ID=9526770

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9806684A Expired - Fee Related FR2779255B1 (fr) 1998-05-27 1998-05-27 Procede de fabrication d'un dispositif electronique portable comportant au moins une puce de circuit integre

Country Status (8)

Country Link
EP (1) EP1084481A1 (ja)
JP (1) JP2002517047A (ja)
CN (1) CN1309796A (ja)
AU (1) AU3832299A (ja)
BR (1) BR9910718A (ja)
CA (1) CA2333431A1 (ja)
FR (1) FR2779255B1 (ja)
WO (1) WO1999062028A1 (ja)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2875995B1 (fr) * 2004-09-24 2014-10-24 Oberthur Card Syst Sa Procede de montage d'un composant electronique sur un support, de preference mou, et entite electronique ainsi obtenue, telle q'un passeport
JP2006318217A (ja) 2005-05-12 2006-11-24 Matsushita Electric Works Ltd メモリカード用アダプタ
JP4500214B2 (ja) * 2005-05-30 2010-07-14 株式会社日立製作所 無線icタグ、及び無線icタグの製造方法
CN101025796B (zh) * 2006-02-17 2010-05-12 上海英内电子标签有限公司 一种电子标签的倒封装工艺
JP4950627B2 (ja) * 2006-11-10 2012-06-13 株式会社日立製作所 Rficタグとその使用方法
FR3009411A1 (fr) * 2013-08-02 2015-02-06 Ask Sa Couverture de livret d'identite muni d'un dispositif radiofrequence et son procede de fabrication
FR3027433A1 (fr) 2014-10-16 2016-04-22 Ask Sa Procede de fabrication d'un support de dispositif radiofrequence constitue d'une seule couche
CN106299623A (zh) * 2016-09-27 2017-01-04 北京小米移动软件有限公司 无线保真WiFi天线及制造方法
CN106897766A (zh) * 2017-03-31 2017-06-27 金邦达有限公司 带ic芯片的智能卡及智能卡的制造方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2684471B1 (fr) * 1991-12-02 1994-03-04 Solaic Procede de fabrication d'une carte a memoire et carte a memoire ainsi obtenue.
EP0688050A1 (fr) * 1994-06-15 1995-12-20 Philips Cartes Et Systemes Procédé d'assemblage de carte à circuit intégré et carte ainsi obtenue
US6329213B1 (en) * 1997-05-01 2001-12-11 Micron Technology, Inc. Methods for forming integrated circuits within substrates

Also Published As

Publication number Publication date
BR9910718A (pt) 2001-01-09
CA2333431A1 (fr) 1999-12-02
AU3832299A (en) 1999-12-13
WO1999062028A1 (fr) 1999-12-02
FR2779255A1 (fr) 1999-12-03
EP1084481A1 (fr) 2001-03-21
JP2002517047A (ja) 2002-06-11
CN1309796A (zh) 2001-08-22

Similar Documents

Publication Publication Date Title
DE69635603D1 (de) Höckerkontakt für eine Leiterplatte und Halbleitermodul mit derselben
HK1029662A1 (en) Semiconductor device and method for manufacturing the same circuit substrate and electronic device.
DE69429949T2 (de) Kühlapparat für integrierte Schaltungschips
FR2724794B1 (fr) Dispositif electronique possedant un circuit r.f. integre dans un element mobile de boitier
SG118065A1 (en) Semiconductor integrated circuit device productionand operation method thereof
FR2691836B1 (fr) Procede de fabrication d'un dispositif a semi-conducteurs comportant au moins une puce et dispositif correspondant.
FR2833106B1 (fr) Circuit integre comportant un composant auxiliaire, par exemple un composant passif ou un microsysteme electromecanique, dispose au-dessus d'une puce electronique, et procede de fabrication correspondant
FR2791470B1 (fr) Circuit integre monolithique incorporant un composant inductif et procede de fabrication d'un tel circuit integre
FR2762929B1 (fr) Boitier de semi-conducteur ayant un element semi-conducteur, une structure de fixation de boitier de semi-conducteur montee sur une plaquette de circuits imprimes, et procede d'assemblage de boitier de semi-conducteur
DE69430765D1 (de) Eingebettetes Substrat für integrierte Schaltungsmodule
SG77721A1 (en) A semiconductor integrated circuit device an a method of manufacturing the same
HK1041102A1 (zh) 集成電路片、集成電路、印刷電路版及電子儀器
FR2779255B1 (fr) Procede de fabrication d'un dispositif electronique portable comportant au moins une puce de circuit integre
FR2785072B1 (fr) Circuit electronique autocollant
FR2781298B1 (fr) Procede de fabrication d'une carte a puce electronique et carte a puce electronique
HK1020394A1 (en) Substrate for semiconductor device, semiconductor device and method for manufacturing the same, circuit board, and electronic equipment
DE59914917D1 (de) Chipkarte mit integrierter Schaltung
FR2778495B1 (fr) Dispositif semiconducteur a structure mos et procede de fabrication d'un tel dispositif
FR2832852B1 (fr) Procede de fabrication d'un composant electronique incorporant un micro-composant inductif
FR2770028B1 (fr) Procede de fabrication d'une structure d'interconnexion pour un dispositif a circuit integre
FR2781577B1 (fr) Procede de fabrication d'un circuit optique integre
FR2798036B1 (fr) Module electronique et procede de fabrication d'un tel module
FR2833411B1 (fr) Procede de fabrication d'un composant electronique incorporant un micro-composant inductif
FR2782839B1 (fr) Procede de fabrication d'un dispositif a semiconducteur
FR2775099B1 (fr) Procede de fabrication d'une carte a circuit integre

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20100129