FR2770028B1 - Procede de fabrication d'une structure d'interconnexion pour un dispositif a circuit integre - Google Patents

Procede de fabrication d'une structure d'interconnexion pour un dispositif a circuit integre

Info

Publication number
FR2770028B1
FR2770028B1 FR9713228A FR9713228A FR2770028B1 FR 2770028 B1 FR2770028 B1 FR 2770028B1 FR 9713228 A FR9713228 A FR 9713228A FR 9713228 A FR9713228 A FR 9713228A FR 2770028 B1 FR2770028 B1 FR 2770028B1
Authority
FR
France
Prior art keywords
manufacturing
integrated circuit
circuit device
interconnection structure
interconnection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9713228A
Other languages
English (en)
Other versions
FR2770028A1 (fr
Inventor
Shih Wei Sun
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to GB9721152A priority Critical patent/GB2330001B/en
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to FR9713228A priority patent/FR2770028B1/fr
Priority to DE19747559A priority patent/DE19747559A1/de
Publication of FR2770028A1 publication Critical patent/FR2770028A1/fr
Application granted granted Critical
Publication of FR2770028B1 publication Critical patent/FR2770028B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5221—Crossover interconnections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
FR9713228A 1997-10-06 1997-10-22 Procede de fabrication d'une structure d'interconnexion pour un dispositif a circuit integre Expired - Fee Related FR2770028B1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
GB9721152A GB2330001B (en) 1997-10-06 1997-10-06 Method of forming an integrated circuit device
FR9713228A FR2770028B1 (fr) 1997-10-06 1997-10-22 Procede de fabrication d'une structure d'interconnexion pour un dispositif a circuit integre
DE19747559A DE19747559A1 (de) 1997-10-06 1997-10-28 Verbindungsstruktur mit Gasdielektrikum, das zum Durchlöchern ohne Kontaktfleck kompatibel ist

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB9721152A GB2330001B (en) 1997-10-06 1997-10-06 Method of forming an integrated circuit device
FR9713228A FR2770028B1 (fr) 1997-10-06 1997-10-22 Procede de fabrication d'une structure d'interconnexion pour un dispositif a circuit integre
DE19747559A DE19747559A1 (de) 1997-10-06 1997-10-28 Verbindungsstruktur mit Gasdielektrikum, das zum Durchlöchern ohne Kontaktfleck kompatibel ist

Publications (2)

Publication Number Publication Date
FR2770028A1 FR2770028A1 (fr) 1999-04-23
FR2770028B1 true FR2770028B1 (fr) 2002-08-30

Family

ID=27217867

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9713228A Expired - Fee Related FR2770028B1 (fr) 1997-10-06 1997-10-22 Procede de fabrication d'une structure d'interconnexion pour un dispositif a circuit integre

Country Status (3)

Country Link
DE (1) DE19747559A1 (fr)
FR (1) FR2770028B1 (fr)
GB (1) GB2330001B (fr)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6596624B1 (en) 1999-07-31 2003-07-22 International Business Machines Corporation Process for making low dielectric constant hollow chip structures by removing sacrificial dielectric material after the chip is joined to a chip carrier
US6255712B1 (en) * 1999-08-14 2001-07-03 International Business Machines Corporation Semi-sacrificial diamond for air dielectric formation
DE19959966C2 (de) * 1999-12-13 2003-09-11 Mosel Vitelic Inc Verfahren zur Bildung von dielektrischen Schichten mit Lufteinschlüssen
FR2803438B1 (fr) 1999-12-29 2002-02-08 Commissariat Energie Atomique Procede de realisation d'une structure d'interconnexions comprenant une isolation electrique incluant des cavites d'air ou de vide
DE10142224C2 (de) 2001-08-29 2003-11-06 Infineon Technologies Ag Verfahren zum Erzeugen von Hohlräumen mit Submikrometer-Abmessungen in einer Halbleitereinrichtung mittels eines Quellvorgangs
DE10142223C2 (de) * 2001-08-29 2003-10-16 Infineon Technologies Ag Verfahren zum Erzeugen von Hohlräumen mit Submikrometer-Abmessungen in einer Halbleitereinrichtung mittels Polymerisation
DE10142201C2 (de) * 2001-08-29 2003-10-16 Infineon Technologies Ag Verfahren zur Erzeugung von Hohlräumen mit Submikrometer-Strukturen in einer Halbleitereinrichtung mittels einer gefrierenden Prozessflüssigkeit
FR2969375A1 (fr) 2010-12-17 2012-06-22 St Microelectronics Crolles 2 Structure d'interconnexion pour circuit intégré
US10707089B2 (en) * 2018-03-27 2020-07-07 Texas Instruments Incorporated Dry etch process landing on metal oxide etch stop layer over metal layer and structure formed thereby

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4767724A (en) * 1986-03-27 1988-08-30 General Electric Company Unframed via interconnection with dielectric etch stop
EP0326293A1 (fr) * 1988-01-27 1989-08-02 Advanced Micro Devices, Inc. Méthode pour former des interconnexions
JP2934353B2 (ja) * 1992-06-24 1999-08-16 三菱電機株式会社 半導体装置およびその製造方法
US5461003A (en) * 1994-05-27 1995-10-24 Texas Instruments Incorporated Multilevel interconnect structure with air gaps formed between metal leads
US5607773A (en) * 1994-12-20 1997-03-04 Texas Instruments Incorporated Method of forming a multilevel dielectric
JP3887035B2 (ja) * 1995-12-28 2007-02-28 株式会社東芝 半導体装置の製造方法

Also Published As

Publication number Publication date
GB9721152D0 (en) 1997-12-03
FR2770028A1 (fr) 1999-04-23
GB2330001B (en) 1999-09-01
DE19747559A1 (de) 1999-05-06
GB2330001A (en) 1999-04-07

Similar Documents

Publication Publication Date Title
FR2660092B1 (fr) Procede de fabrication d'une carte a circuit integre.
FR2732544B1 (fr) Dispositif de ventilation pour circuit integre
FR2767603B1 (fr) Procede de fabrication d'un dispositif a semiconducteur sur un substrat semiconducteur
FR2769440B1 (fr) Procede pour la fabrication d'un dispositif electronique a puce et/ou a antenne et dispositif obtenu par le procede
FR2790842B1 (fr) Procede de fabrication d'un circuit de test sur une plaquette de silicium
FR2760101B1 (fr) Procede d'assemblage d'un dispositif opto-hybride
FR2783110B1 (fr) Dispositif de circuit melangeur a rejection d'image
FR2770028B1 (fr) Procede de fabrication d'une structure d'interconnexion pour un dispositif a circuit integre
FR2736473B1 (fr) Dispositif laser a structure enterree pour circuit photonique integre et procede de fabrication
FR2730862B1 (fr) Connecteur a coins ameliore pour circuits integres
FR2772982B1 (fr) Substrat d'anode pour un dispositif d'affichage et son procede de fabrication
FR2733612B1 (fr) Dispositif de mise en service d'un circuit integre
FR2779008B1 (fr) Procede de fabrication d'un dispositif a semiconducteur
FR2748601B1 (fr) Procede de formation d'interconnexions dans un circuit integre
FR2778495B1 (fr) Dispositif semiconducteur a structure mos et procede de fabrication d'un tel dispositif
FR2779255B1 (fr) Procede de fabrication d'un dispositif electronique portable comportant au moins une puce de circuit integre
FR2781577B1 (fr) Procede de fabrication d'un circuit optique integre
FR2766654B1 (fr) Procede de fabrication d'une carte de circuit imprime
FR2782839B1 (fr) Procede de fabrication d'un dispositif a semiconducteur
FR2781603B1 (fr) Procede de formation d'une capacite sur un circuit integre
FR2786926B1 (fr) Procede de fabrication d'un dispositif a semiconducteur du type soi
FR2798036B1 (fr) Module electronique et procede de fabrication d'un tel module
FR2778494B1 (fr) Procede de formation d'une structure a double incrustation pour un circuit integre
FR2855324B1 (fr) Procede de fabrication d'une interconnexion pour un dispositif a semiconducteur
FR2775099B1 (fr) Procede de fabrication d'une carte a circuit integre

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20140630