FR2687518B1 - Circuit de tampon d'entree de conversion ttl-cmos avec double seuil pour courant dynamique eleve et courant statique faible. - Google Patents

Circuit de tampon d'entree de conversion ttl-cmos avec double seuil pour courant dynamique eleve et courant statique faible.

Info

Publication number
FR2687518B1
FR2687518B1 FR9301737A FR9301737A FR2687518B1 FR 2687518 B1 FR2687518 B1 FR 2687518B1 FR 9301737 A FR9301737 A FR 9301737A FR 9301737 A FR9301737 A FR 9301737A FR 2687518 B1 FR2687518 B1 FR 2687518B1
Authority
FR
France
Prior art keywords
current
ttl
buffer circuit
input buffer
high dynamic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9301737A
Other languages
English (en)
French (fr)
Other versions
FR2687518A1 (fr
Inventor
Brian W Thurston
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Semiconductor Corp
Original Assignee
National Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Semiconductor Corp filed Critical National Semiconductor Corp
Publication of FR2687518A1 publication Critical patent/FR2687518A1/fr
Application granted granted Critical
Publication of FR2687518B1 publication Critical patent/FR2687518B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
FR9301737A 1992-02-18 1993-02-16 Circuit de tampon d'entree de conversion ttl-cmos avec double seuil pour courant dynamique eleve et courant statique faible. Expired - Fee Related FR2687518B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/838,394 US5256916A (en) 1992-02-18 1992-02-18 TTL to CMOS translating input buffer circuit with dual thresholds for high dynamic current and low static current

Publications (2)

Publication Number Publication Date
FR2687518A1 FR2687518A1 (fr) 1993-08-20
FR2687518B1 true FR2687518B1 (fr) 1995-06-23

Family

ID=25277004

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9301737A Expired - Fee Related FR2687518B1 (fr) 1992-02-18 1993-02-16 Circuit de tampon d'entree de conversion ttl-cmos avec double seuil pour courant dynamique eleve et courant statique faible.

Country Status (5)

Country Link
US (1) US5256916A ( )
JP (1) JP3120920B2 ( )
KR (1) KR930018855A ( )
FR (1) FR2687518B1 ( )
TW (1) TW222360B ( )

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5751167A (en) * 1993-08-16 1998-05-12 Nec Corporation CMOS output buffer circuit which converts CMOS logic signals to ECL logic signals and which discharges parasitic load capacitances
US5408147A (en) * 1993-09-07 1995-04-18 National Semiconductor Corporation VCC translator circuit
GB9404013D0 (en) * 1994-03-02 1994-04-20 Inmos Ltd Current generating unit
JP3897826B2 (ja) * 1994-08-19 2007-03-28 株式会社半導体エネルギー研究所 アクティブマトリクス型の表示装置
JP3436632B2 (ja) * 1995-03-23 2003-08-11 エイ・ティ・アンド・ティ・コーポレーション ノイズ耐性低電圧バッファ
US5568062A (en) * 1995-07-14 1996-10-22 Kaplinsky; Cecil H. Low noise tri-state output buffer
US5612630A (en) * 1995-12-19 1997-03-18 Micron Technology, Inc. Asynchronous self-adjusting input circuit
JPH11338439A (ja) 1998-03-27 1999-12-10 Semiconductor Energy Lab Co Ltd 半導体表示装置の駆動回路および半導体表示装置
US6115760A (en) * 1998-08-24 2000-09-05 3Com Corporation Intelligent scaleable FIFO buffer circuit for interfacing between digital domains
KR100365425B1 (ko) * 1999-06-28 2002-12-18 주식회사 하이닉스반도체 정적 전류를 줄이고 고속 동작이 가능한 레퍼런스 신호 발생 회로
US6411912B1 (en) * 1999-07-09 2002-06-25 Alcatel Voltage level bus translator and safety interlock system for battery modules
US6339347B1 (en) 2000-03-30 2002-01-15 Intel Corporation Method and apparatus for ratioed logic structure that uses zero or negative threshold voltage
US7437633B1 (en) 2002-09-26 2008-10-14 Xilinx, Inc. Duty cycle characterization and adjustment
US7062692B1 (en) * 2002-09-26 2006-06-13 Xilinx, Inc. Duty cycle characterization and adjustment
US6774676B1 (en) * 2003-02-24 2004-08-10 National Semiconductor Corporation Dual threshold buffer with hysteresis
US7489173B1 (en) 2005-02-18 2009-02-10 Xilinx, Inc. Signal adjustment for duty cycle control
US7868666B2 (en) * 2009-04-08 2011-01-11 Fairchild Semiconductor Corporation Low-quiescent-current buffer

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4437024A (en) * 1981-10-22 1984-03-13 Rca Corporation Actively controlled input buffer
US4406957A (en) * 1981-10-22 1983-09-27 Rca Corporation Input buffer circuit
US5065224A (en) * 1986-06-30 1991-11-12 Fairchild Semiconductor Corporation Low noise integrated circuit and leadframe
US4961010A (en) * 1989-05-19 1990-10-02 National Semiconductor Corporation Output buffer for reducing switching induced noise
US4999529A (en) * 1989-06-30 1991-03-12 At&T Bell Laboratories Programmable logic level input buffer
US5051624A (en) * 1989-10-26 1991-09-24 Samsung Electronics Co., Ltd. High speed level converter to convert a TTL logic signal to a CMOS logic signal
JPH03234119A (ja) * 1990-02-08 1991-10-18 Mitsubishi Electric Corp 半導体集積回路
US5089722A (en) * 1990-04-02 1992-02-18 Motorola, Inc. High speed output buffer circuit with overlap current control
US5087841A (en) * 1990-04-09 1992-02-11 National Semiconductor Corporation TTL to CMOS translating circuits without static current
US5122690A (en) * 1990-10-16 1992-06-16 General Electric Company Interface circuits including driver circuits with switching noise reduction

Also Published As

Publication number Publication date
FR2687518A1 (fr) 1993-08-20
KR930018855A (ko) 1993-09-22
US5256916A (en) 1993-10-26
JP3120920B2 (ja) 2000-12-25
JPH0653813A (ja) 1994-02-25
TW222360B ( ) 1994-04-11

Similar Documents

Publication Publication Date Title
FR2687518B1 (fr) Circuit de tampon d'entree de conversion ttl-cmos avec double seuil pour courant dynamique eleve et courant statique faible.
EP0568035A3 (en) Cosmetic agent formulated with an aqueous polymer emulsion.
DE69320724D1 (de) Kontaktaufladelement und Gerät, das dieses verwendet
FI871325A0 (fi) Vid behandling av dmentia senilis anvaendbara oxadiazoler.
DE69103103D1 (de) Hilfsschmiersystem.
DE59300880D1 (de) Elastisches Gummilager.
ES516346A0 (es) "instalacion de tratamiento de textos, es decir de tratamiento de informacion".
FI915216A0 (fi) Foerfarande foer avskiljning av bentonit- och kolbaerarpartiklar fraon dammet vilket utvunnits pao mekanisk vaeg vid regenereringen av anvaend gjuterisand.
ITMI921007A0 (it) Circuito shootin-clamping e circuito buffer di uscita utilizzante lo stesso.
BR9303735A (pt) Disposicao em mancal de rolamento
IT8322886A0 (it) Dispositivo d'idrottero stabilizzato da impennaggio, e veicolo nautico munito di tale dispositivo.
DE68919444D1 (de) Kombiniertes Bildverstärkungs- und -wandlungsgerät.
FR2666587B1 (fr) Compositions de lubrifiant et leur utilisation.
FR2712801B1 (fr) Structure absorbante et vêtement l'incorporant.
DE3878774D1 (de) Paraherquamid und dihydroparaherquamid als antiparasitaere mittel.
DE69301566D1 (de) Öliges veredlungsmittel mit hohem schmiermittelanteil
DE3482494D1 (de) Eingangssignalabhaengige ansprechschwellenerzeugung und zugehoeriges geraet.
DE69205522D1 (de) Eingangspufferschaltung.
TR26946A (tr) Küresel yatak rotatif baglantisi.
DE69112153D1 (de) Pegelumsetzer mit Einzelsteuerung und niedriger dynamischer Impedanz.
FR2669448B1 (fr) Architecture de terminal et circuit de gestion.
DE69110999D1 (de) Dynamische Pufferschaltung.
FR2683144B1 (fr) Attelle de membre inferieur.
DE69406293D1 (de) Benzothiophen analoga als antivirale mittel
DE69102235D1 (de) Schmiermittel.

Legal Events

Date Code Title Description
ST Notification of lapse