FR2607282B1 - Dispositif de commande d'acces a une memoire - Google Patents

Dispositif de commande d'acces a une memoire

Info

Publication number
FR2607282B1
FR2607282B1 FR878716095A FR8716095A FR2607282B1 FR 2607282 B1 FR2607282 B1 FR 2607282B1 FR 878716095 A FR878716095 A FR 878716095A FR 8716095 A FR8716095 A FR 8716095A FR 2607282 B1 FR2607282 B1 FR 2607282B1
Authority
FR
France
Prior art keywords
control device
access control
memory access
memory
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR878716095A
Other languages
English (en)
Other versions
FR2607282A1 (fr
Inventor
Ikuo Yamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of FR2607282A1 publication Critical patent/FR2607282A1/fr
Application granted granted Critical
Publication of FR2607282B1 publication Critical patent/FR2607282B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605Handling requests for interconnection or transfer for access to memory bus based on arbitration

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Storage Device Security (AREA)
FR878716095A 1986-11-21 1987-11-20 Dispositif de commande d'acces a une memoire Expired - Fee Related FR2607282B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP27844286 1986-11-21

Publications (2)

Publication Number Publication Date
FR2607282A1 FR2607282A1 (fr) 1988-05-27
FR2607282B1 true FR2607282B1 (fr) 1990-07-20

Family

ID=17597398

Family Applications (1)

Application Number Title Priority Date Filing Date
FR878716095A Expired - Fee Related FR2607282B1 (fr) 1986-11-21 1987-11-20 Dispositif de commande d'acces a une memoire

Country Status (3)

Country Link
US (1) US4802125A (fr)
CA (1) CA1286790C (fr)
FR (1) FR2607282B1 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE68923021T2 (de) * 1988-03-18 1996-02-22 Nec Corp Mikrocomputersystem, fähig zum Speicherzugriff mit hoher Geschwindigkeit.
US4953079A (en) * 1988-03-24 1990-08-28 Gould Inc. Cache memory address modifier for dynamic alteration of cache block fetch sequence
JPH0740241B2 (ja) * 1989-01-17 1995-05-01 富士通株式会社 リクエストキャンセル方式
JPH0614003A (ja) * 1991-07-31 1994-01-21 Nec Corp データ処理回路
JP2731761B2 (ja) * 1995-08-29 1998-03-25 甲府日本電気株式会社 ネットワーク制御装置
JP3094956B2 (ja) * 1997-06-26 2000-10-03 日本電気株式会社 半導体記憶装置
JP6287571B2 (ja) * 2014-05-20 2018-03-07 富士通株式会社 演算処理装置、情報処理装置、及び、演算処理装置の制御方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4169284A (en) * 1978-03-07 1979-09-25 International Business Machines Corporation Cache control for concurrent access
US4500954A (en) * 1981-10-15 1985-02-19 International Business Machines Corporation Cache bypass system with post-block transfer directory examinations for updating cache and/or maintaining bypass
JPH0799616B2 (ja) * 1984-08-30 1995-10-25 三菱電機株式会社 半導体記憶装置

Also Published As

Publication number Publication date
CA1286790C (fr) 1991-07-23
US4802125A (en) 1989-01-31
FR2607282A1 (fr) 1988-05-27

Similar Documents

Publication Publication Date Title
FR2349192A1 (fr) Dispositif de commande d^'acces en memoire
FR2635891B1 (fr) Dispositif electronique portatif comportant des donnees-cle limitant l'acces a la memoire
FR2640796B1 (fr) Dispositif de memoire a semi-conducteurs
FR2600453B1 (fr) Dispositif de memoire a semi-conducteurs
FR2474721B1 (fr) Dispositif de memoire d'antememoire
FR2506990B1 (fr) Dispositif de memoire a semi-conducteurs
FR2586447B1 (fr) Dispositif de securite a acces multiples
FR2349918A1 (fr) Dispositif d'adressage de memoire
FR2645601B1 (fr) Dispositif de commande
FR2636174B1 (fr) Mecanisme de connexion pour carte a memoire
FR2284926A1 (fr) Dispositif de commande d'acces a une memoire
FR2583202B1 (fr) Dispositif de memoire a semiconducteurs
FR2578085B1 (fr) Dispositif de memoire a semiconducteur
FR2644260B1 (fr) Dispositif de commande d'acces en memoire pouvant proceder a une commande simple
BE881329A (fr) Procede d'acces a une memoire remanente a acces direct et dispositif de memoire
FR2645298B1 (fr) Controleur d'acces direct en memoire
FR2607282B1 (fr) Dispositif de commande d'acces a une memoire
FR2504714B1 (fr) Reseau de memoire a points d'acces multiples
FR2635357B1 (fr) Dispositif de condamnation de l'acces inferieur d'une echelle
FR2471004B1 (fr) Installation et dispositif de controle de l'acces a une memoire electronique
FR2645987B1 (fr) Dispositif d'acceleration des acces memoire dans un systeme informatique
FR2596900B3 (fr) Dispositif de controle d'acces
FR2638284B1 (fr) Dispositif de memoire a semi-conducteur
FR2607955B1 (fr) Dispositif d'autosynchronisation des circuits de sortie d'une memoire
FR2611940B1 (fr) Systeme de commande d'acces memoire

Legal Events

Date Code Title Description
ST Notification of lapse