FR2471086A1 - Circuit a transistors pour la realisation de fonctions logiques - Google Patents
Circuit a transistors pour la realisation de fonctions logiques Download PDFInfo
- Publication number
- FR2471086A1 FR2471086A1 FR7929589A FR7929589A FR2471086A1 FR 2471086 A1 FR2471086 A1 FR 2471086A1 FR 7929589 A FR7929589 A FR 7929589A FR 7929589 A FR7929589 A FR 7929589A FR 2471086 A1 FR2471086 A1 FR 2471086A1
- Authority
- FR
- France
- Prior art keywords
- transistors
- circuit
- transistor
- logic
- conductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000470 constituent Substances 0.000 claims description 3
- 239000004020 conductor Substances 0.000 description 26
- 238000010586 diagram Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000011282 treatment Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000002650 habitual effect Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/10—Integrated device layouts
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
- H03K19/09441—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET of the same canal type
- H03K19/09443—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET of the same canal type using a combination of enhancement and depletion transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR7929589A FR2471086A1 (fr) | 1979-11-30 | 1979-11-30 | Circuit a transistors pour la realisation de fonctions logiques |
| DE19803044984 DE3044984A1 (de) | 1979-11-30 | 1980-11-28 | Integrierte transistorschaltung, insbesondere fuer codierung |
| US06/211,970 US4409434A (en) | 1979-11-30 | 1980-12-01 | Transistor integrated device, particularly usable for coding purposes |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR7929589A FR2471086A1 (fr) | 1979-11-30 | 1979-11-30 | Circuit a transistors pour la realisation de fonctions logiques |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR2471086A1 true FR2471086A1 (fr) | 1981-06-12 |
| FR2471086B1 FR2471086B1 (enExample) | 1984-03-16 |
Family
ID=9232287
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR7929589A Granted FR2471086A1 (fr) | 1979-11-30 | 1979-11-30 | Circuit a transistors pour la realisation de fonctions logiques |
Country Status (1)
| Country | Link |
|---|---|
| FR (1) | FR2471086A1 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0044978A1 (en) * | 1980-07-17 | 1982-02-03 | International Business Machines Corporation | Read-only storage |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3914855A (en) * | 1974-05-09 | 1975-10-28 | Bell Telephone Labor Inc | Methods for making MOS read-only memories |
| US4084105A (en) * | 1975-05-28 | 1978-04-11 | Hitachi, Ltd. | LSI layout and method for fabrication of the same |
| US4161662A (en) * | 1976-01-22 | 1979-07-17 | Motorola, Inc. | Standardized digital logic chip |
-
1979
- 1979-11-30 FR FR7929589A patent/FR2471086A1/fr active Granted
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3914855A (en) * | 1974-05-09 | 1975-10-28 | Bell Telephone Labor Inc | Methods for making MOS read-only memories |
| US4084105A (en) * | 1975-05-28 | 1978-04-11 | Hitachi, Ltd. | LSI layout and method for fabrication of the same |
| US4161662A (en) * | 1976-01-22 | 1979-07-17 | Motorola, Inc. | Standardized digital logic chip |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0044978A1 (en) * | 1980-07-17 | 1982-02-03 | International Business Machines Corporation | Read-only storage |
Also Published As
| Publication number | Publication date |
|---|---|
| FR2471086B1 (enExample) | 1984-03-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6515510B2 (en) | Programmable logic array with vertical transistors | |
| JP2909990B2 (ja) | Cmos回路 | |
| JPH10313236A (ja) | 遅延回路 | |
| JPH0637312A (ja) | シナプスmosトランジスタ | |
| US5612553A (en) | Semiconductor integrated circuit and method of fabricating same and method of arranging cells | |
| US7557614B1 (en) | Topology for a n-way XOR/XNOR circuit | |
| US6069390A (en) | Semiconductor integrated circuits with mesas | |
| FR2471086A1 (fr) | Circuit a transistors pour la realisation de fonctions logiques | |
| JP3288962B2 (ja) | 3値出力回路 | |
| US5814846A (en) | Cell apparatus and method for use in building complex integrated circuit devices | |
| FR2630601A1 (fr) | Circuit inverseur bicmos | |
| JPS58139446A (ja) | 半導体集積回路装置 | |
| JPH03120743A (ja) | 半導体装置 | |
| US6720214B2 (en) | Method for manufacturing semiconductor integrated circuit | |
| JPS60250712A (ja) | デイジタル制御可変周波数発振回路 | |
| JPS5843904B2 (ja) | 半導体装置の製作方法 | |
| JP3144114B2 (ja) | 半導体装置 | |
| US20060189086A1 (en) | SON MOSFET using a beam structure and method for fabricating thereof | |
| KR100439527B1 (ko) | 반도체집적회로 | |
| TWI847365B (zh) | 半導體裝置及其布局方法 | |
| JP2000040810A (ja) | 半導体装置 | |
| US5126599A (en) | Pre-diffused logic circuit including at least one amplifier comprising parallel-connectable transistors | |
| KR100401495B1 (ko) | 반도체 소자의 트랜지스터 제조방법 | |
| JPS6110269A (ja) | 半導体集積回路 | |
| JP3019764B2 (ja) | 半導体集積回路装置およびその回路セルの多段接続構造 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ST | Notification of lapse |