FR2471086B1 - - Google Patents

Info

Publication number
FR2471086B1
FR2471086B1 FR7929589A FR7929589A FR2471086B1 FR 2471086 B1 FR2471086 B1 FR 2471086B1 FR 7929589 A FR7929589 A FR 7929589A FR 7929589 A FR7929589 A FR 7929589A FR 2471086 B1 FR2471086 B1 FR 2471086B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7929589A
Other languages
French (fr)
Other versions
FR2471086A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Dassault Electronique SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dassault Electronique SA filed Critical Dassault Electronique SA
Priority to FR7929589A priority Critical patent/FR2471086A1/fr
Priority to DE19803044984 priority patent/DE3044984A1/de
Priority to US06/211,970 priority patent/US4409434A/en
Publication of FR2471086A1 publication Critical patent/FR2471086A1/fr
Application granted granted Critical
Publication of FR2471086B1 publication Critical patent/FR2471086B1/fr
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10Integrated device layouts
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/09441Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET of the same canal type
    • H03K19/09443Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET of the same canal type using a combination of enhancement and depletion transistors
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733Controllable logic circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
FR7929589A 1979-11-30 1979-11-30 Circuit a transistors pour la realisation de fonctions logiques Granted FR2471086A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR7929589A FR2471086A1 (fr) 1979-11-30 1979-11-30 Circuit a transistors pour la realisation de fonctions logiques
DE19803044984 DE3044984A1 (de) 1979-11-30 1980-11-28 Integrierte transistorschaltung, insbesondere fuer codierung
US06/211,970 US4409434A (en) 1979-11-30 1980-12-01 Transistor integrated device, particularly usable for coding purposes

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7929589A FR2471086A1 (fr) 1979-11-30 1979-11-30 Circuit a transistors pour la realisation de fonctions logiques

Publications (2)

Publication Number Publication Date
FR2471086A1 FR2471086A1 (fr) 1981-06-12
FR2471086B1 true FR2471086B1 (enExample) 1984-03-16

Family

ID=9232287

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7929589A Granted FR2471086A1 (fr) 1979-11-30 1979-11-30 Circuit a transistors pour la realisation de fonctions logiques

Country Status (1)

Country Link
FR (1) FR2471086A1 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4327424A (en) * 1980-07-17 1982-04-27 International Business Machines Corporation Read-only storage using enhancement-mode, depletion-mode or omitted gate field-effect transistors

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3914855A (en) * 1974-05-09 1975-10-28 Bell Telephone Labor Inc Methods for making MOS read-only memories
JPS588588B2 (ja) * 1975-05-28 1983-02-16 株式会社日立製作所 半導体集積回路
US4161662A (en) * 1976-01-22 1979-07-17 Motorola, Inc. Standardized digital logic chip

Also Published As

Publication number Publication date
FR2471086A1 (fr) 1981-06-12

Similar Documents

Publication Publication Date Title
DE3050974A1 (enExample)
FR2449525B1 (enExample)
FR2446186B1 (enExample)
BR8002583A (enExample)
FR2448444B1 (enExample)
BR8006808A (enExample)
FR2448161B1 (enExample)
FR2449789B1 (enExample)
FR2445963B1 (enExample)
FR2447589B3 (enExample)
CH669304GA3 (enExample)
FR2449884B1 (enExample)
FR2448695B1 (enExample)
FR2448915B1 (enExample)
FR2449150B1 (enExample)
FR2450621B3 (enExample)
AU78391S (enExample)
AU79918S (enExample)
AU79950S (enExample)
AU80228S (enExample)
AU78569S (enExample)
AU78270S (enExample)
AU78271S (enExample)
BR5901094U (enExample)
BG44803A1 (enExample)

Legal Events

Date Code Title Description
ST Notification of lapse