FR2414754A1 - Ordinateur - Google Patents

Ordinateur

Info

Publication number
FR2414754A1
FR2414754A1 FR7800647A FR7800647A FR2414754A1 FR 2414754 A1 FR2414754 A1 FR 2414754A1 FR 7800647 A FR7800647 A FR 7800647A FR 7800647 A FR7800647 A FR 7800647A FR 2414754 A1 FR2414754 A1 FR 2414754A1
Authority
FR
France
Prior art keywords
data
unit
digit
data memory
memory circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7800647A
Other languages
English (en)
Other versions
FR2414754B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GUSEV VALERY
Original Assignee
GUSEV VALERY
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GUSEV VALERY filed Critical GUSEV VALERY
Priority to FR7800647A priority Critical patent/FR2414754A1/fr
Publication of FR2414754A1 publication Critical patent/FR2414754A1/fr
Application granted granted Critical
Publication of FR2414754B1 publication Critical patent/FR2414754B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7839—Architectures of general purpose stored program computers comprising a single central processing unit with memory
    • G06F15/7864—Architectures of general purpose stored program computers comprising a single central processing unit with memory on more than one IC chip
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/017—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising using recirculating storage elements

Abstract

L'ordinateur selon l'invention comporte trois bus de données 3, 6 et 7 raccordées aux entrées d'information et aux sorties d'information d'une mémoire temporaire 9 stockant les données durant l'exécution d'une instruction, d'une mémoire d'information de programme 1, d'un bloc de registres de commande 10, d'une unité de calcul 11, d'un dispositif de décalage de données 12, d'une mémoire d'information de commande 18, d'une unité d'échange de données 15, d'une unité d'adresse des données 14 et d'un dispositif de masquage 13. Grâce en particulier à la présence des trois bus de données 3, 6 et 7, on obtient une simplification de l'ordinateur, ce qui permet de faciliter sa gestion et d'augmenter sa rapidité de calcul et sa précision.
FR7800647A 1978-01-11 1978-01-11 Ordinateur Granted FR2414754A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR7800647A FR2414754A1 (fr) 1978-01-11 1978-01-11 Ordinateur

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7800647A FR2414754A1 (fr) 1978-01-11 1978-01-11 Ordinateur

Publications (2)

Publication Number Publication Date
FR2414754A1 true FR2414754A1 (fr) 1979-08-10
FR2414754B1 FR2414754B1 (fr) 1980-07-18

Family

ID=9203309

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7800647A Granted FR2414754A1 (fr) 1978-01-11 1978-01-11 Ordinateur

Country Status (1)

Country Link
FR (1) FR2414754A1 (fr)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1462625A (fr) * 1964-12-30 1965-12-16 Western Electric Co Dispositif de commande pour appareil de traitement de données, réalisant des opérations successives sur des signaux
US4050058A (en) * 1973-12-26 1977-09-20 Xerox Corporation Microprocessor with parallel operation

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1462625A (fr) * 1964-12-30 1965-12-16 Western Electric Co Dispositif de commande pour appareil de traitement de données, réalisant des opérations successives sur des signaux
US4050058A (en) * 1973-12-26 1977-09-20 Xerox Corporation Microprocessor with parallel operation

Also Published As

Publication number Publication date
FR2414754B1 (fr) 1980-07-18

Similar Documents

Publication Publication Date Title
US4228498A (en) Multibus processor for increasing execution speed using a pipeline effect
JP2501711B2 (ja) ワンチップディジタル信号プロセッサ
EP0075593B1 (fr) Processeur micro-programmable par tranches de bits pour des applications de traitement de signaux
JPS6436336A (en) Calculator system
GB1585284A (en) Cpu/parallel processor interface with microcode extension
GB1585285A (en) Parallel data processor apparatus
US3939452A (en) Desk-top electronic computer with MOS circuit logic
US3999169A (en) Real time control for digital computer utilizing real time clock resident in the central processor
US3701105A (en) A central processing unit in which all data flow passes through a single arithmetic and logic unit
FR2414754A1 (fr) Ordinateur
ES457282A1 (es) Perfeccionamientos en logicas secuenciales programables.
JPS57113144A (en) Stored program computer
JPS6047612B2 (ja) マイクロ命令出力制御方式
JPS62123526A (ja) デイジタル信号プロセツサ用中央処理装置
JPS578851A (en) Parallel processing system
JPH0793133A (ja) 信号プロセッサのデ−タ処理速度増加方法
EP0242003A2 (fr) Commande de bus interne pour processeur
SU1559340A1 (ru) Арифметическое устройство с микропрограммным управлением
SU1164719A1 (ru) Операционное устройство микропроцессора
JPS5578339A (en) Multiplication system
SU830381A1 (ru) Устройство многопрограммногоупРАВлЕНи
SU1092517A1 (ru) Программируемый процессор спектральной обработки сигналов
SU920778A2 (ru) Комбинированна вычислительна система
JPS54157444A (en) Memory control system
JPS5734263A (en) Simple multiprocessor system

Legal Events

Date Code Title Description
ST Notification of lapse