JPS578851A - Parallel processing system - Google Patents

Parallel processing system

Info

Publication number
JPS578851A
JPS578851A JP8135980A JP8135980A JPS578851A JP S578851 A JPS578851 A JP S578851A JP 8135980 A JP8135980 A JP 8135980A JP 8135980 A JP8135980 A JP 8135980A JP S578851 A JPS578851 A JP S578851A
Authority
JP
Japan
Prior art keywords
instruction
arithmetic
data
address
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8135980A
Other languages
Japanese (ja)
Inventor
Masayuki Ebihara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP8135980A priority Critical patent/JPS578851A/en
Publication of JPS578851A publication Critical patent/JPS578851A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines

Abstract

PURPOSE:To shorten the entire processing time, by performing data access and arithmetic simultaneously in parallel after fetching instructions. CONSTITUTION:In the address of the step (n) of a program memory 12, its arithmetic instruction 1 and operand information 2 of the next step are stored. When the instruction 1 is read out of the memory 12 and then decoded by an instruction decoder 13, the instruction 1 is executed immediately because data of the instruction 1 are supplied from a data bus 10 and an arithmetic register 15. Simultaneously with the execution of the instruction 1, the operand information of the next arithmetic instruction 2 is supplied from the decoder 13 to an address register 16, so the arithmetic and access to a data memory 18 for data required for the next arithmetic instruction are performed. Address data inputted to the registe 16 is shifted to an address register 17 before being rewritten in address data of the information 2.
JP8135980A 1980-06-18 1980-06-18 Parallel processing system Pending JPS578851A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8135980A JPS578851A (en) 1980-06-18 1980-06-18 Parallel processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8135980A JPS578851A (en) 1980-06-18 1980-06-18 Parallel processing system

Publications (1)

Publication Number Publication Date
JPS578851A true JPS578851A (en) 1982-01-18

Family

ID=13744144

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8135980A Pending JPS578851A (en) 1980-06-18 1980-06-18 Parallel processing system

Country Status (1)

Country Link
JP (1) JPS578851A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63293638A (en) * 1987-05-27 1988-11-30 Hitachi Ltd Data processing system
JPH01283602A (en) * 1988-05-11 1989-11-15 Hitachi Ltd Sequence controller
JPH0298707A (en) * 1988-10-05 1990-04-11 Toshiba Corp Programmable controller
JPH03257627A (en) * 1990-03-08 1991-11-18 Koufu Nippon Denki Kk Information processor

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63293638A (en) * 1987-05-27 1988-11-30 Hitachi Ltd Data processing system
JPH01283602A (en) * 1988-05-11 1989-11-15 Hitachi Ltd Sequence controller
JPH0298707A (en) * 1988-10-05 1990-04-11 Toshiba Corp Programmable controller
JPH03257627A (en) * 1990-03-08 1991-11-18 Koufu Nippon Denki Kk Information processor

Similar Documents

Publication Publication Date Title
JPS56149646A (en) Operation controller
JPS6028015B2 (en) information processing equipment
KR840001350A (en) Data processing device with indeterminate command
DE3464664D1 (en) Method and apparatus for pipe line processing with a single arithmetic logic unit
GB1318231A (en) Data-processing systems
EP0264216A3 (en) Implied domain addressing
JPS57176457A (en) Data processor
JPS578851A (en) Parallel processing system
US5819081A (en) Method of executing a branch instruction of jumping to a subroutine in a pipeline control system
JPS5731049A (en) Information processing equipment
JPS57168345A (en) Data processing device
JPS5452936A (en) Memroy processor
JP3116444B2 (en) Semiconductor computing equipment and electronic equipment
JP2843844B2 (en) Parallel processing unit
JPS5543680A (en) Address designation system
JPS5567850A (en) Information processor
JP2618703B2 (en) High-speed operation processing method of programmable sequence controller
JPH11119995A (en) Device and method for processing data
EP0264215A3 (en) Fast entry to emulation
JPS54105442A (en) Microprogram control system
JPS5640954A (en) Data processing system
JPS56137447A (en) Information processor
JPH03164945A (en) Data processor
JPS57169854A (en) Information processor
JPS61249140A (en) Microprogram controller