JPS5640954A - Data processing system - Google Patents

Data processing system

Info

Publication number
JPS5640954A
JPS5640954A JP11607579A JP11607579A JPS5640954A JP S5640954 A JPS5640954 A JP S5640954A JP 11607579 A JP11607579 A JP 11607579A JP 11607579 A JP11607579 A JP 11607579A JP S5640954 A JPS5640954 A JP S5640954A
Authority
JP
Japan
Prior art keywords
instruction
branching
branch
fetch
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11607579A
Other languages
Japanese (ja)
Inventor
Kiyoshi Yada
Shigeo Sawada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP11607579A priority Critical patent/JPS5640954A/en
Publication of JPS5640954A publication Critical patent/JPS5640954A/en
Pending legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

PURPOSE: To increase the processing speed of the branch instruction, by carrying out the pre-fetch of the instruction in the branching destinating in parallel before completion of the process for the branch order in case the address of the branching destination can be calculated after setting up the branching conditions.
CONSTITUTION: In the branch instruction process routine 4, the instruction register is decoded by the decoder. And the branch instruction is processed at the STATC in the instruction preparatory routine 4 after the process is finished for the instruction under execution at present and in case the next instruction is a branch instruction. At the STATC, a calculation is carried out for the operand address (branching destination instruction address), and then a test is given to decide whether the branching is set up or not. And in case the branching is set up, the branching destination instruction address register is set. And a pre-fetch of the instruction is carried out by the instruction pre-fetch control circuit. With completion of the pre- fetch of the instruction, the branch instruction process completes.
COPYRIGHT: (C)1981,JPO&Japio
JP11607579A 1979-09-12 1979-09-12 Data processing system Pending JPS5640954A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11607579A JPS5640954A (en) 1979-09-12 1979-09-12 Data processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11607579A JPS5640954A (en) 1979-09-12 1979-09-12 Data processing system

Publications (1)

Publication Number Publication Date
JPS5640954A true JPS5640954A (en) 1981-04-17

Family

ID=14678083

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11607579A Pending JPS5640954A (en) 1979-09-12 1979-09-12 Data processing system

Country Status (1)

Country Link
JP (1) JPS5640954A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6282402A (en) * 1985-10-07 1987-04-15 Toshiba Corp Sequence controller

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5039437A (en) * 1973-08-10 1975-04-11
JPS51138355A (en) * 1975-05-26 1976-11-29 Hitachi Ltd Processing apparatus with a high speed branching feature
JPS522140A (en) * 1975-06-24 1977-01-08 Hitachi Ltd Information processing apparatus

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5039437A (en) * 1973-08-10 1975-04-11
JPS51138355A (en) * 1975-05-26 1976-11-29 Hitachi Ltd Processing apparatus with a high speed branching feature
JPS522140A (en) * 1975-06-24 1977-01-08 Hitachi Ltd Information processing apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6282402A (en) * 1985-10-07 1987-04-15 Toshiba Corp Sequence controller

Similar Documents

Publication Publication Date Title
JPS56149646A (en) Operation controller
JPS5533280A (en) Data processing system
DE3464664D1 (en) Method and apparatus for pipe line processing with a single arithmetic logic unit
JPS5640954A (en) Data processing system
JPS51138355A (en) Processing apparatus with a high speed branching feature
JPS5423343A (en) Microprogram controller
HK2296A (en) Apparatus and method for synchronization of arithmetic exceptions in parallel pipelined execution units
JPS5324743A (en) Bus selector for electronic computer
JPS59111526A (en) Signal processing system
JPS5588141A (en) Microprogram control system
JPS54138348A (en) Processing method for interruption
JPS5567850A (en) Information processor
JPS57168345A (en) Data processing device
JPS5588140A (en) Address branch system of microprogram controller
JPS5515528A (en) Microprogram controller
JPS51142936A (en) Execution method of instructions
JPS5478941A (en) High speed operation system
JPS5525192A (en) Illegal processing system for option instruction
JPS5556253A (en) Data processor
JPS578852A (en) Sequenced instruction execution control system
JPS53140948A (en) Interrupt processing system
JPS567152A (en) Address stopping system for arithmetic process system
JPS5621239A (en) Processing system for branch instruction
JPS5559551A (en) Information processor
JPS5455338A (en) Microprogram controller