JPS5525192A - Illegal processing system for option instruction - Google Patents
Illegal processing system for option instructionInfo
- Publication number
- JPS5525192A JPS5525192A JP9893978A JP9893978A JPS5525192A JP S5525192 A JPS5525192 A JP S5525192A JP 9893978 A JP9893978 A JP 9893978A JP 9893978 A JP9893978 A JP 9893978A JP S5525192 A JPS5525192 A JP S5525192A
- Authority
- JP
- Japan
- Prior art keywords
- option
- instruction
- output
- control memory
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To realize an illegal process with small hardware by executing an option instruction microinstruction by the mounting information of a method of indicating whether or not an option control memory card is mounted.
CONSTITUTION: When option control memory card CM'35 is not mounted and an option instruction is assigned, the output of gate A37 is zero and as a CM address from control memory address expansion ROM(MAP)32, the output information of MAP32 is supplied, as it is, to microprogram sequence control circuit SEQ33. Namely, a jump instruction in control memory card CM34 is executed and an illegal instruction processing microprogram is executed by this instruction. Further, when CM'35 is mounted and the option instruction is assigned, the output of gate A37 is one. Therefore, the CM address from MAP32 is qualified by the output of gate A37 and the supplied to SEQ33, so that the microprogram will be executed which is originally of the option instructions.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53098939A JPS6051737B2 (en) | 1978-08-14 | 1978-08-14 | Option instruction illegal processing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53098939A JPS6051737B2 (en) | 1978-08-14 | 1978-08-14 | Option instruction illegal processing method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5525192A true JPS5525192A (en) | 1980-02-22 |
JPS6051737B2 JPS6051737B2 (en) | 1985-11-15 |
Family
ID=14233080
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53098939A Expired JPS6051737B2 (en) | 1978-08-14 | 1978-08-14 | Option instruction illegal processing method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6051737B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57130148A (en) * | 1981-02-02 | 1982-08-12 | Oki Electric Ind Co Ltd | Microprogram control system |
JPS60193046A (en) * | 1984-03-14 | 1985-10-01 | Fujitsu Ltd | Detecting system for instruction exception |
-
1978
- 1978-08-14 JP JP53098939A patent/JPS6051737B2/en not_active Expired
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57130148A (en) * | 1981-02-02 | 1982-08-12 | Oki Electric Ind Co Ltd | Microprogram control system |
JPS60193046A (en) * | 1984-03-14 | 1985-10-01 | Fujitsu Ltd | Detecting system for instruction exception |
JPH0258648B2 (en) * | 1984-03-14 | 1990-12-10 | Fujitsu Ltd |
Also Published As
Publication number | Publication date |
---|---|
JPS6051737B2 (en) | 1985-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5387640A (en) | Data processing unit | |
JPS5663650A (en) | Program change system of electronic apparatus | |
JPS5525192A (en) | Illegal processing system for option instruction | |
JPS5537663A (en) | Start system of option hardware | |
JPS5259537A (en) | Data processor | |
JPS5423343A (en) | Microprogram controller | |
JPS533753A (en) | Microprogram brance-reset condition assigning system | |
JPS5391741A (en) | Computer control system of copier | |
JPS538525A (en) | Address designation system | |
JPS5599656A (en) | Interruption processor | |
JPS5392638A (en) | Information processing unit | |
JPS522142A (en) | Interruption preference deciding system | |
JPS52134342A (en) | Micro program address control system | |
JPS5687142A (en) | Sequence control system for rom address | |
JPS5416955A (en) | Computer system for process control | |
JPS53140948A (en) | Interrupt processing system | |
JPS52137948A (en) | Test control system of program | |
JPS5543658A (en) | Control system for microorder execution | |
JPS53125838A (en) | Computer control system for electronic copying machine | |
JPS5421229A (en) | Data fetch system | |
JPS51138140A (en) | Line control memory access control system | |
JPS5251838A (en) | Computer | |
JPS54122054A (en) | Microprogram control system | |
JPS5642858A (en) | Microprogram control system | |
JPS5760442A (en) | Instruction refetch control system |