FR2342585A1 - Polyphase MOSFET circuit for pulse duration variations - uses ring counters with decoders connected to RS flip flop controlled by digital signal applied to AND gates - Google Patents
Polyphase MOSFET circuit for pulse duration variations - uses ring counters with decoders connected to RS flip flop controlled by digital signal applied to AND gatesInfo
- Publication number
- FR2342585A1 FR2342585A1 FR7705611A FR7705611A FR2342585A1 FR 2342585 A1 FR2342585 A1 FR 2342585A1 FR 7705611 A FR7705611 A FR 7705611A FR 7705611 A FR7705611 A FR 7705611A FR 2342585 A1 FR2342585 A1 FR 2342585A1
- Authority
- FR
- France
- Prior art keywords
- gates
- pulse duration
- flip flop
- polyphase
- digital signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
- H03K5/05—Shaping pulses by increasing duration; by decreasing duration by the use of clock signals or other time reference signals
Abstract
The polyphase MOSFET circuit, for varying pulse duration in steps, has step width dependent on clock frequency and max. pulse duration determined by pulse frequency. Input signals are applied via two AND-gates (25, 26) to two ring counters (11, 12) with decoders (13, 14) at their outputs. The decoders are coupled to the inputs of an RS-flip flop (15) whose output forms the circuit's output. Two clock signals (F1, F2) are applied via two AND-gates (19, 20) and an OR-gate (21) to an AND-gate (22) lying between the flip flop's S-input and one decoder output. The digital control signal (17) that alters the pulse duration is applied via a divider (16) to all the AND-gates.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19762608265 DE2608265C2 (en) | 1976-02-28 | 1976-02-28 | Polyphase MOS circuit for changing the pulse duration |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2342585A1 true FR2342585A1 (en) | 1977-09-23 |
FR2342585B1 FR2342585B1 (en) | 1982-04-02 |
Family
ID=5971171
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7705611A Granted FR2342585A1 (en) | 1976-02-28 | 1977-02-25 | Polyphase MOSFET circuit for pulse duration variations - uses ring counters with decoders connected to RS flip flop controlled by digital signal applied to AND gates |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS5931894B2 (en) |
DE (1) | DE2608265C2 (en) |
FR (1) | FR2342585A1 (en) |
IT (1) | IT1078248B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2415916A1 (en) * | 1978-01-25 | 1979-08-24 | Sony Corp | PULSE WIDTH MODULATOR |
WO1988007289A1 (en) * | 1987-03-09 | 1988-09-22 | Hughes Aircraft Company | Method and apparatus for obtaining high frequency resolution of a low frequency signal |
EP0540949A2 (en) * | 1991-11-04 | 1993-05-12 | Motorola, Inc. | A data processing system which generates a waveform with improved pulse width resolution |
US5696994A (en) * | 1995-05-26 | 1997-12-09 | National Semiconductor Corporation | Serial interface having control circuits for enabling or disabling N-channel or P-channel transistors to allow for operation in two different transfer modes |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2753453C2 (en) * | 1977-11-30 | 1982-01-28 | Siemens AG, 1000 Berlin und 8000 München | Digital frequency divider |
US4441037A (en) * | 1980-12-22 | 1984-04-03 | Burroughs Corporation | Internally gated variable pulsewidth clock generator |
DE3126747C2 (en) * | 1981-07-01 | 1983-06-01 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Circuit arrangement for adapting the length of incoming pulses |
US5530298A (en) * | 1993-09-03 | 1996-06-25 | Dresser Industries, Inc. | Solid-state pulse generator |
DE102011080110B4 (en) | 2011-07-29 | 2018-10-31 | Siemens Aktiengesellschaft | Method for generating a clock signal |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3440546A (en) * | 1965-11-15 | 1969-04-22 | Ibm | Variable period and pulse width delay line pulse generating system |
-
1976
- 1976-02-28 DE DE19762608265 patent/DE2608265C2/en not_active Expired
-
1977
- 1977-02-22 JP JP52017854A patent/JPS5931894B2/en not_active Expired
- 1977-02-24 IT IT2063577A patent/IT1078248B/en active
- 1977-02-25 FR FR7705611A patent/FR2342585A1/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3440546A (en) * | 1965-11-15 | 1969-04-22 | Ibm | Variable period and pulse width delay line pulse generating system |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2415916A1 (en) * | 1978-01-25 | 1979-08-24 | Sony Corp | PULSE WIDTH MODULATOR |
WO1988007289A1 (en) * | 1987-03-09 | 1988-09-22 | Hughes Aircraft Company | Method and apparatus for obtaining high frequency resolution of a low frequency signal |
EP0540949A2 (en) * | 1991-11-04 | 1993-05-12 | Motorola, Inc. | A data processing system which generates a waveform with improved pulse width resolution |
EP0540949A3 (en) * | 1991-11-04 | 1993-07-07 | Motorola, Inc. | A data processing system which generates a waveform with improved pulse width resolution |
US5293628A (en) * | 1991-11-04 | 1994-03-08 | Motorola, Inc. | Data processing system which generates a waveform with improved pulse width resolution |
US5696994A (en) * | 1995-05-26 | 1997-12-09 | National Semiconductor Corporation | Serial interface having control circuits for enabling or disabling N-channel or P-channel transistors to allow for operation in two different transfer modes |
Also Published As
Publication number | Publication date |
---|---|
DE2608265C2 (en) | 1978-04-27 |
JPS52119053A (en) | 1977-10-06 |
FR2342585B1 (en) | 1982-04-02 |
IT1078248B (en) | 1985-05-08 |
DE2608265B1 (en) | 1977-09-08 |
JPS5931894B2 (en) | 1984-08-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES487141A1 (en) | Digital phase control circuit with auxiliary circuit. | |
FR2342585A1 (en) | Polyphase MOSFET circuit for pulse duration variations - uses ring counters with decoders connected to RS flip flop controlled by digital signal applied to AND gates | |
DE2965314D1 (en) | DEMODULATOR ARRANGEMENT FOR DIPHASE DIGITALLY MODULATED SIGNALS | |
GB1409290A (en) | Automatic frequency controlled oscillator circuits | |
JPS576415A (en) | Digital signal recording and reproducing device | |
GB1438126A (en) | Oscillator unit and method of digital adjustment of output frequency thereof | |
GB1527889A (en) | Band compressor device | |
EG17907A (en) | A digital difference frequency mixer | |
GB1413608A (en) | Phase-controlled oscillator circuit | |
GB1532764A (en) | Master slave flip-flop circuit | |
JPS5642405A (en) | Fm modulating circuit | |
JPS57169688A (en) | Acoustic device in fish finder | |
JPS57135526A (en) | Frequency dividing circuit | |
JPS56764A (en) | Fsk modulation system | |
JPS5558634A (en) | Vfo circuit | |
FR2294587A1 (en) | Freq. locking cct. for measuring signal distortion - locks oscillator, output counted during input signal presence to input signal | |
JPS5592042A (en) | Phase lock loop circuit | |
JPS57196618A (en) | Phase comparison circuit | |
FR2439999A1 (en) | Digital phase comparator for phase locked loop - uses NAND=gate to produce pulse equal to propagation time | |
JPS52115153A (en) | Phase lead-in oscillator | |
JPS5352041A (en) | Digital pll circuit | |
FR2375770A1 (en) | Frequency divider with output frequency adjustment - has RC element between divider output and amplifier input | |
JPS5487056A (en) | Frequency modulated signal generator | |
JPS5526713A (en) | Operation trimming method of active filter | |
GB1383257A (en) | Control device for a direct-reverse counter for an electronic phase comparator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |