FI971093A0 - Väylänluovutusjärjestelmä DSP-prosessoreille - Google Patents

Väylänluovutusjärjestelmä DSP-prosessoreille

Info

Publication number
FI971093A0
FI971093A0 FI971093A FI971093A FI971093A0 FI 971093 A0 FI971093 A0 FI 971093A0 FI 971093 A FI971093 A FI 971093A FI 971093 A FI971093 A FI 971093A FI 971093 A0 FI971093 A0 FI 971093A0
Authority
FI
Finland
Prior art keywords
transfer system
dsp processors
bus transfer
bus
processors
Prior art date
Application number
FI971093A
Other languages
English (en)
Finnish (fi)
Swedish (sv)
Other versions
FI971093A7 (fi
FI971093L (fi
Inventor
David John Spreadbury
Clive Russell Irving
Original Assignee
Ionica Int Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ionica Int Ltd filed Critical Ionica Int Ltd
Publication of FI971093A7 publication Critical patent/FI971093A7/fi
Publication of FI971093A0 publication Critical patent/FI971093A0/fi
Publication of FI971093L publication Critical patent/FI971093L/fi

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Microcomputers (AREA)
  • Bus Control (AREA)
  • Surgical Instruments (AREA)
  • Orthopedics, Nursing, And Contraception (AREA)
  • Chemical Or Physical Treatment Of Fibers (AREA)
  • Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Information Transfer Systems (AREA)
FI971093A 1994-09-16 1995-09-08 Väylänluovutusjärjestelmä DSP-prosessoreille FI971093L (fi)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9418753A GB9418753D0 (en) 1994-09-16 1994-09-16 Process circuitry
PCT/GB1995/002130 WO1996008774A1 (en) 1994-09-16 1995-09-08 Bus assignment system for dsp processors

Publications (3)

Publication Number Publication Date
FI971093A7 FI971093A7 (fi) 1997-03-14
FI971093A0 true FI971093A0 (fi) 1997-03-14
FI971093L FI971093L (fi) 1997-03-14

Family

ID=10761486

Family Applications (1)

Application Number Title Priority Date Filing Date
FI971093A FI971093L (fi) 1994-09-16 1995-09-08 Väylänluovutusjärjestelmä DSP-prosessoreille

Country Status (14)

Country Link
EP (1) EP0781433B1 (enExample)
JP (1) JPH10505925A (enExample)
AT (1) ATE174139T1 (enExample)
AU (1) AU3477695A (enExample)
BR (1) BR9509071A (enExample)
DE (1) DE69506427T2 (enExample)
ES (1) ES2127554T3 (enExample)
FI (1) FI971093L (enExample)
GB (1) GB9418753D0 (enExample)
IL (1) IL115147A (enExample)
IN (1) IN184524B (enExample)
MX (1) MX9701974A (enExample)
WO (1) WO1996008774A1 (enExample)
ZA (1) ZA957740B (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2263951C2 (ru) * 2004-02-02 2005-11-10 Огородник Дмитрий Викторович Способ обработки цифровых данных в запоминающем устройстве и запоминающее устройство для осуществления способа
JP5130754B2 (ja) * 2007-03-15 2013-01-30 富士通セミコンダクター株式会社 半導体集積回路及びメモリシステム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4837736A (en) * 1987-05-01 1989-06-06 Digital Equipment Corporation Backplane bus with default control
CA2021826A1 (en) * 1989-10-23 1991-04-24 Darryl Edmond Judice Delay logic for preventing cpu lockout from bus ownership
SE9203016L (sv) * 1992-10-14 1994-04-15 Ericsson Telefon Ab L M Signalbehandlingssystem med delat dataminne
EP0654743A1 (en) * 1993-11-19 1995-05-24 International Business Machines Corporation Computer system having a DSP local bus

Also Published As

Publication number Publication date
JPH10505925A (ja) 1998-06-09
IL115147A (en) 1999-09-22
ATE174139T1 (de) 1998-12-15
EP0781433A1 (en) 1997-07-02
DE69506427D1 (de) 1999-01-14
ZA957740B (en) 1996-05-06
MX9701974A (es) 1998-02-28
DE69506427T2 (de) 1999-08-05
FI971093A7 (fi) 1997-03-14
ES2127554T3 (es) 1999-04-16
BR9509071A (pt) 1997-12-23
IL115147A0 (en) 1995-12-31
IN184524B (enExample) 2000-09-02
EP0781433B1 (en) 1998-12-02
GB9418753D0 (en) 1994-11-02
AU3477695A (en) 1996-03-29
FI971093L (fi) 1997-03-14
WO1996008774A1 (en) 1996-03-21

Similar Documents

Publication Publication Date Title
DE69100568D1 (de) Sich anpassendes Geschwindigkeitsregelsystem.
DE19680642T1 (de) Leistungssteuerung für CDMA Kommunikationssysteme
DE59711670D1 (de) Prozessautomatisierungssystem
FR2732649B1 (fr) Systeme hydraulique a double circuit destine a une regulation de suspension active
DE3875938D1 (de) Kuehlungsregelsystem fuer maschinenraum.
DE3578903D1 (de) Zusatzanrufsteueranordnung fuer fernsprechschaltsystem.
DE3689112D1 (de) Zugriffssteuerungssystem fuer den befehlskode.
SE9000212D0 (sv) Anordning vid distribuerat styrsystem
DE3481093D1 (de) Verteiltes bussteuerungssystem.
DE3772042D1 (de) Steuerregelungsvorrichtung fuer hydraulische konstruktionsmaschinen.
SE8008849L (sv) Styranordning vid tidsmultiplexsystem
NL7901813A (nl) Witbalansregelstelsel.
DE3780673D1 (de) Kontrollsystem fuer flockungsmittelzugabe.
DE69808744D1 (de) Verwaltungssystem von dezentralen vorrichtungen
AU2003246991A1 (en) Improved inter-processor communication system for communication between processors
DE3750768D1 (de) Rechnergesteuertes Kommunikationssystem.
DE69023893D1 (de) Multiplexiertes, hydraulisches Steuerungssystem.
FI971093A0 (fi) Väylänluovutusjärjestelmä DSP-prosessoreille
DE3484462D1 (de) Numerisches steuersystem.
EP0684153A4 (en) ASSEMBLY OF A DISTRIBUTION GEAR.
DE3586925D1 (de) Netzsteuerungssystem fuer mehrere prozessormodule.
EP0164418A4 (en) SYSTEM CONTROLLED BY THE MICROPROGRAM.
JPS5334429A (en) Memory control system
HK1001143A (en) Bus assignment system for dsp processors
DE3776579D1 (de) Datenausgabe-steuerungssystem.