FI953400A - Keskeytysten käsittely synkronisessa ympäristössä - Google Patents

Keskeytysten käsittely synkronisessa ympäristössä Download PDF

Info

Publication number
FI953400A
FI953400A FI953400A FI953400A FI953400A FI 953400 A FI953400 A FI 953400A FI 953400 A FI953400 A FI 953400A FI 953400 A FI953400 A FI 953400A FI 953400 A FI953400 A FI 953400A
Authority
FI
Finland
Prior art keywords
service
trn
subperipheral
time slot
module
Prior art date
Application number
FI953400A
Other languages
English (en)
Swedish (sv)
Other versions
FI102787B (fi
FI953400A0 (fi
FI102787B1 (fi
Inventor
Jari Korhonen
Veikko Toukomies
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Publication of FI953400A0 publication Critical patent/FI953400A0/fi
Priority to FI953400A priority Critical patent/FI102787B1/fi
Priority to CN96195429A priority patent/CN1122225C/zh
Priority to AU63612/96A priority patent/AU710267B2/en
Priority to DE69637365T priority patent/DE69637365T2/de
Priority to DE69638013T priority patent/DE69638013D1/de
Priority to PCT/FI1996/000407 priority patent/WO1997003402A1/en
Priority to CA002226641A priority patent/CA2226641C/en
Priority to JP50553297A priority patent/JP4520538B2/ja
Priority to EP07110137A priority patent/EP1835410B1/en
Priority to US08/981,643 priority patent/US6023740A/en
Priority to AT96922912T priority patent/ATE381063T1/de
Priority to EP96922912A priority patent/EP0838058B1/en
Priority to AT07110137T priority patent/ATE441151T1/de
Publication of FI953400A publication Critical patent/FI953400A/fi
Application granted granted Critical
Publication of FI102787B publication Critical patent/FI102787B/fi
Publication of FI102787B1 publication Critical patent/FI102787B1/fi
Priority to JP2008207874A priority patent/JP2008310826A/ja

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Circuit Arrangement For Electric Light Sources In General (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Advance Control (AREA)
  • Saccharide Compounds (AREA)
  • Chemical And Physical Treatments For Wood And The Like (AREA)
  • Preparation Of Compounds By Using Micro-Organisms (AREA)
  • Curing Cements, Concrete, And Artificial Stone (AREA)
  • Medicines Containing Antibodies Or Antigens For Use As Internal Diagnostic Agents (AREA)
FI953400A 1995-07-11 1995-07-11 Keskeytysten käsittely synkronisessa ympäristössä FI102787B1 (fi)

Priority Applications (14)

Application Number Priority Date Filing Date Title
FI953400A FI102787B1 (fi) 1995-07-11 1995-07-11 Keskeytysten käsittely synkronisessa ympäristössä
EP07110137A EP1835410B1 (en) 1995-07-11 1996-07-10 Handling interrupts in a synchronous environment
AT96922912T ATE381063T1 (de) 1995-07-11 1996-07-10 Unterbrechungsabwicklung in einer synchronen umgebung
DE69637365T DE69637365T2 (de) 1995-07-11 1996-07-10 Unterbrechungsabwicklung in einer synchronen umgebung
DE69638013T DE69638013D1 (de) 1995-07-11 1996-07-10 Unterbrechungsabwicklung in einer synchronen Umgebung
PCT/FI1996/000407 WO1997003402A1 (en) 1995-07-11 1996-07-10 Handling interrupts in a synchronous environment
CA002226641A CA2226641C (en) 1995-07-11 1996-07-10 Handling interrupts in a synchronous environment
JP50553297A JP4520538B2 (ja) 1995-07-11 1996-07-10 同期環境における割り込み処理
CN96195429A CN1122225C (zh) 1995-07-11 1996-07-10 在同步环境下处理中断的方法和系统
US08/981,643 US6023740A (en) 1995-07-11 1996-07-10 Handling interrupts in a synchronous environment
AU63612/96A AU710267B2 (en) 1995-07-11 1996-07-10 Handling interrupts in a synchronous environment
EP96922912A EP0838058B1 (en) 1995-07-11 1996-07-10 Handling interrupts in a synchronous environment
AT07110137T ATE441151T1 (de) 1995-07-11 1996-07-10 Unterbrechungsabwicklung in einer synchronen umgebung
JP2008207874A JP2008310826A (ja) 1995-07-11 2008-08-12 同期環境における割り込み処理

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FI953400A FI102787B1 (fi) 1995-07-11 1995-07-11 Keskeytysten käsittely synkronisessa ympäristössä

Publications (4)

Publication Number Publication Date
FI953400A0 FI953400A0 (fi) 1995-07-11
FI953400A true FI953400A (fi) 1997-01-12
FI102787B FI102787B (fi) 1999-02-15
FI102787B1 FI102787B1 (fi) 1999-02-15

Family

ID=8543772

Family Applications (1)

Application Number Title Priority Date Filing Date
FI953400A FI102787B1 (fi) 1995-07-11 1995-07-11 Keskeytysten käsittely synkronisessa ympäristössä

Country Status (10)

Country Link
US (1) US6023740A (fi)
EP (2) EP0838058B1 (fi)
JP (2) JP4520538B2 (fi)
CN (1) CN1122225C (fi)
AT (2) ATE441151T1 (fi)
AU (1) AU710267B2 (fi)
CA (1) CA2226641C (fi)
DE (2) DE69638013D1 (fi)
FI (1) FI102787B1 (fi)
WO (1) WO1997003402A1 (fi)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10225914B4 (de) * 2002-06-11 2005-02-10 Siemens Ag Verfahren zur Informationsübertragung zwischen mehreren Übertragungsmodulen
US7421521B2 (en) * 2004-04-05 2008-09-02 Intel Corporation System, method and device for real time control of processor
US7743181B2 (en) * 2007-07-09 2010-06-22 Intel Corporation Quality of service (QoS) processing of data packets
EP2930647B1 (en) * 2014-04-11 2018-08-08 Nxp B.V. Contactless communication device with receiver input voltage stabilization
KR101558084B1 (ko) 2014-04-15 2015-10-06 엘에스산전 주식회사 복수의 cpu 모듈을 구비하는 plc 시스템 및 제어방법
JP6415385B2 (ja) * 2015-05-27 2018-10-31 ルネサスエレクトロニクス株式会社 半導体装置
US10416703B2 (en) * 2017-08-10 2019-09-17 Ambiq Micro, Inc. Counter/timer array for generation of complex patterns independent of software control

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4628504A (en) * 1983-01-31 1986-12-09 Honeywell Inc. Distributed bus control communication protocol
FR2543767B1 (fr) * 1983-03-29 1985-06-14 Cit Alcatel Dispositif d'echange de messages codes entre stations
US4994960A (en) * 1986-01-16 1991-02-19 Jupiter Technology, Inc. Interrupt system for transmitting interrupt request signal and interrupt vector based upon output of synchronized counters representing selected priority value
JPH0276052A (ja) * 1988-09-13 1990-03-15 Mitsubishi Electric Corp バス拡張装置
JPH06101734B2 (ja) * 1989-07-25 1994-12-12 日本電気株式会社 共通バス送信権制御方式
JPH04155562A (ja) * 1990-10-19 1992-05-28 Fujitsu Ltd 割り込み解析方式
JPH04355862A (ja) * 1991-06-03 1992-12-09 Nec Corp 共通リソース競合防止回路
US5280628A (en) * 1992-01-15 1994-01-18 Nitsuko Corporation Interruption controlling system using timer circuits
JPH064301A (ja) * 1992-06-19 1994-01-14 Fujitsu Ltd 時分割割込制御方式
US5568649A (en) * 1994-05-31 1996-10-22 Advanced Micro Devices Interrupt cascading and priority configuration for a symmetrical multiprocessing system
US5708850A (en) * 1994-07-27 1998-01-13 Sony Corporation Parallel processing system for time division multiplex data transfer including read/write dual port memory accessible to bus and digital signal processor during opposite phases of clock

Also Published As

Publication number Publication date
CA2226641C (en) 2006-02-21
ATE381063T1 (de) 2007-12-15
DE69638013D1 (de) 2009-10-08
JP2008310826A (ja) 2008-12-25
JPH11509021A (ja) 1999-08-03
FI102787B (fi) 1999-02-15
EP0838058A1 (en) 1998-04-29
EP1835410B1 (en) 2009-08-26
AU710267B2 (en) 1999-09-16
EP1835410A1 (en) 2007-09-19
AU6361296A (en) 1997-02-10
CA2226641A1 (en) 1997-01-30
US6023740A (en) 2000-02-08
FI953400A0 (fi) 1995-07-11
DE69637365T2 (de) 2008-12-04
WO1997003402A1 (en) 1997-01-30
FI102787B1 (fi) 1999-02-15
EP0838058B1 (en) 2007-12-12
CN1122225C (zh) 2003-09-24
CN1190476A (zh) 1998-08-12
ATE441151T1 (de) 2009-09-15
DE69637365D1 (de) 2008-01-24
JP4520538B2 (ja) 2010-08-04

Similar Documents

Publication Publication Date Title
ATE255801T1 (de) Signalverarbeitungssystem
FI102787B1 (fi) Keskeytysten käsittely synkronisessa ympäristössä
SE9603405D0 (sv) Förfarande och apparat för att minska datafördröjning i en flerkanalig databehandlingsmiljö med delade kretsar
DE69432890D1 (de) Taktverteilungssystem für synchrone Schaltungsanordnungen
DE69618296T2 (de) Taktsignalgenerator zur Synchronisation eines Systems zur Verarbeitung digitaler Datenpakete
FR2743164B1 (fr) Procede pour ordonnancer une pluralite de messages provenant respectivement d'une pluralite de sources, et systeme pour la mise en oeuvre de ce procede
KR100244682B1 (ko) 로봇의 다중모터제어시스템의 동기화장치
NO20006185L (no) Fremgangsmåte og arrangement for synkronisering av en TDM buss
JPH08122467A (ja) 時刻伝送装置
JPS63282510A (ja) 時刻同期化方式
SU1462309A1 (ru) Многоканальное устройство приоритета
JPS63192114A (ja) 時刻同期化方式
JPH0330044A (ja) 割込制御方法
JPH02297654A (ja) データ書込装置
JPH02126356A (ja) バス制御システム
KR980007157A (ko) 프로세서와 디바이스간의 타임 슬롯 스위치의 데이터 분배 장치
JPH0671253B2 (ja) 同期式デ−タ転送方式
JP2001230749A (ja) 時分割多重化器
JPH09258988A (ja) 割込み制御方式
ATE388436T1 (de) Verfahren zum synchronisieren von computeruhren
JPH02119337A (ja) データ送受信装置
JPH04345336A (ja) マルチフレーム同期回路
JPH03247038A (ja) 多重化方式
JPH05207004A (ja) シリアルビット抽出回路