FI63498C - Anordning i en styrdator foer foerkortning av exekveringstidenfoer instruktioner vid indirekt adressering av ett datami nn - Google Patents

Anordning i en styrdator foer foerkortning av exekveringstidenfoer instruktioner vid indirekt adressering av ett datami nn Download PDF

Info

Publication number
FI63498C
FI63498C FI780479A FI780479A FI63498C FI 63498 C FI63498 C FI 63498C FI 780479 A FI780479 A FI 780479A FI 780479 A FI780479 A FI 780479A FI 63498 C FI63498 C FI 63498C
Authority
FI
Finland
Prior art keywords
memory
address
register
instruction
joka
Prior art date
Application number
FI780479A
Other languages
English (en)
Swedish (sv)
Other versions
FI63498B (fi
FI780479A (fi
Inventor
Karl-Johan Werner Carlsson
Hans Ole Kjoeller
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of FI780479A publication Critical patent/FI780479A/fi
Application granted granted Critical
Publication of FI63498B publication Critical patent/FI63498B/fi
Publication of FI63498C publication Critical patent/FI63498C/fi

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802Instruction prefetching
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q3/00Selecting arrangements
    • H04Q3/42Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Communication Control (AREA)
  • Complex Calculations (AREA)
FI780479A 1977-02-28 1978-02-14 Anordning i en styrdator foer foerkortning av exekveringstidenfoer instruktioner vid indirekt adressering av ett datami nn FI63498C (fi)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE7702207A SE403322B (sv) 1977-02-28 1977-02-28 Anordning i en styrdator for forkortning av exekveringstiden for instruktioner vid indirekt adressering av ett dataminne
SE7702207 1977-02-28

Publications (3)

Publication Number Publication Date
FI780479A FI780479A (fi) 1978-08-29
FI63498B FI63498B (fi) 1983-02-28
FI63498C true FI63498C (fi) 1983-06-10

Family

ID=20330580

Family Applications (1)

Application Number Title Priority Date Filing Date
FI780479A FI63498C (fi) 1977-02-28 1978-02-14 Anordning i en styrdator foer foerkortning av exekveringstidenfoer instruktioner vid indirekt adressering av ett datami nn

Country Status (25)

Country Link
US (1) US4354231A (fi)
JP (1) JPS53107249A (fi)
AR (1) AR227613A1 (fi)
AU (1) AU511261B2 (fi)
BE (1) BE864060A (fi)
BR (1) BR7801183A (fi)
CA (1) CA1113189A (fi)
CH (1) CH625895A5 (fi)
DD (1) DD135652A5 (fi)
DE (1) DE2806409A1 (fi)
DK (1) DK87778A (fi)
EG (1) EG13239A (fi)
ES (1) ES467294A1 (fi)
FI (1) FI63498C (fi)
FR (1) FR2382051B1 (fi)
GB (1) GB1548150A (fi)
HU (1) HU176777B (fi)
IN (1) IN148280B (fi)
IT (1) IT1093129B (fi)
MX (1) MX144371A (fi)
NL (1) NL7802171A (fi)
NO (1) NO147086C (fi)
PL (1) PL112164B1 (fi)
SE (1) SE403322B (fi)
YU (1) YU39411B (fi)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5725069A (en) * 1980-07-21 1982-02-09 Hitachi Ltd Vector data processing equipment
US4459659A (en) * 1981-02-04 1984-07-10 Burroughs Corporation Subroutine control circuitry for providing subroutine operations in a data processing system in which tasks are executed on a microprogrammed level
JPS57166241U (fi) * 1981-04-13 1982-10-20
US4837681A (en) * 1986-03-13 1989-06-06 Tandem Computers Incorporated Instruction sequencer branch mechanism
JPH06100968B2 (ja) * 1986-03-25 1994-12-12 日本電気株式会社 情報処理装置
EP0264077A3 (en) * 1986-10-14 1991-01-30 Honeywell Bull Inc. Buffer address register
US5031096A (en) * 1988-06-30 1991-07-09 International Business Machines Corporation Method and apparatus for compressing the execution time of an instruction stream executing in a pipelined processor
JPH0264839A (ja) * 1988-08-31 1990-03-05 Toshiba Corp チャネル装置
US5016160A (en) * 1988-12-15 1991-05-14 International Business Machines Corporation Computer system having efficient data transfer operations
US5072372A (en) * 1989-03-03 1991-12-10 Sanders Associates Indirect literal expansion for computer instruction sets
US5363486A (en) * 1989-11-13 1994-11-08 Zenith Data Systems Corporation Variable size queue circuit for buffering data transfers from a processor to a memory
SE503506C2 (sv) * 1994-10-17 1996-06-24 Ericsson Telefon Ab L M System och förfarande för behandling av data samt kommunikationssystem med dylikt system
US5860155A (en) * 1995-11-16 1999-01-12 Utek Semiconductor Corporation Instruction decoding mechanism for reducing execution time by earlier detection and replacement of indirect addresses with direct addresses
US6108761A (en) * 1998-02-20 2000-08-22 Unisys Corporation Method of and apparatus for saving time performing certain transfer instructions

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3401376A (en) * 1965-11-26 1968-09-10 Burroughs Corp Central processor
FR1536616A (fr) * 1966-09-21 Ibm Système de traitement d'instructions avec des perfectionnements pour le branchementet les boucles du programme
US3644900A (en) * 1968-11-30 1972-02-22 Tokyo Shibaura Electric Co Data-processing device
BE789583A (fr) * 1971-10-01 1973-02-01 Sanders Associates Inc Appareil de controle de programme pour machine de traitement del'information
SE365093B (fi) * 1973-04-09 1974-03-11 Ellemtel Utvecklings Ab
GB1443777A (en) * 1973-07-19 1976-07-28 Int Computers Ltd Data processing apparatus
US3916385A (en) * 1973-12-12 1975-10-28 Honeywell Inf Systems Ring checking hardware
US4042911A (en) * 1976-04-30 1977-08-16 International Business Machines Corporation Outer and asynchronous storage extension system

Also Published As

Publication number Publication date
AU3328378A (en) 1979-08-23
FR2382051A1 (fr) 1978-09-22
BR7801183A (pt) 1978-10-31
IT1093129B (it) 1985-07-19
NO780669L (no) 1978-08-29
PL204927A1 (pl) 1978-12-18
EG13239A (en) 1980-10-31
FR2382051B1 (fr) 1985-11-15
CA1113189A (en) 1981-11-24
FI63498B (fi) 1983-02-28
PL112164B1 (en) 1980-09-30
AU511261B2 (en) 1980-08-07
ES467294A1 (es) 1978-10-16
NL7802171A (nl) 1978-08-30
IN148280B (fi) 1981-01-03
DK87778A (da) 1978-08-29
SE403322B (sv) 1978-08-07
NO147086B (no) 1982-10-18
IT7820707A0 (it) 1978-02-28
NO147086C (no) 1983-01-26
CH625895A5 (fi) 1981-10-15
JPS53107249A (en) 1978-09-19
DE2806409A1 (de) 1978-08-31
GB1548150A (en) 1979-07-04
MX144371A (es) 1981-10-05
US4354231A (en) 1982-10-12
YU39411B (en) 1984-12-31
BE864060A (fr) 1978-06-16
HU176777B (en) 1981-05-28
FI780479A (fi) 1978-08-29
YU45578A (en) 1982-06-30
AR227613A1 (es) 1982-11-30
DD135652A5 (de) 1979-05-16

Similar Documents

Publication Publication Date Title
FI63498C (fi) Anordning i en styrdator foer foerkortning av exekveringstidenfoer instruktioner vid indirekt adressering av ett datami nn
EP0213842B1 (en) Mechanism for performing data references to storage in parallel with instruction execution on a reduced instruction-set processor
EP0106670B1 (en) Cpu with multiple execution units
EP0155211A2 (en) System for by-pass control in pipeline operation of computer
EP0135844A2 (en) A data processor with a branch target instruction storage
EP0328721A2 (en) Dynamic multiple instruction stream multiple data multiple pipeline floatingpoint unit
JPH01502700A (ja) 境界合せされていないリファレンスを処理するrisc型コンピュータ及び同処理の方法
EP0450802A2 (en) Arithmetic unit
GB1561091A (en) Data processing systems
JPH11272464A (ja) 投機的境界不整列ロ―ド操作方法及び装置
EP0135721B1 (en) High performance parallel vector processor
EP0062658B1 (en) Stack for a data processor
US3475732A (en) Means for activating a certain instruction out of a plurality of instructions stored in the instruction memory of a computer
US3609700A (en) Data processing system having an improved fetch overlap feature
JPS623461B2 (fi)
EP0144268B1 (en) Method for controlling buffer memory in data processing apparatus
JPS60103482A (ja) ベクトル処理能力を有するデ−タ処理装置
JPS6042966B2 (ja) デ−タ処理システム
JPH04260957A (ja) コンピュータ・システム
JPS6058487B2 (ja) デ−タ処理装置
RU2066067C1 (ru) Центральный процессор для многопроцессорной вычислительной системы
JPS5991551A (ja) 分岐先アドレス予測を行なう命令先取り装置
JPH01503340A (ja) データ処理ユニット
SE510295C2 (sv) Metod vid processor för att hantera villkorade hoppinstruktioner samt processor anpassad att verka enligt den angivna metoden
US5161217A (en) Buffered address stack register with parallel input registers and overflow protection

Legal Events

Date Code Title Description
MM Patent lapsed

Owner name: OY L M ERICSSON AB