ES8407224A1 - Un dispositivo para el tratamiento de un error de un solo bit en una unidad de almacenamiento separadora - Google Patents

Un dispositivo para el tratamiento de un error de un solo bit en una unidad de almacenamiento separadora

Info

Publication number
ES8407224A1
ES8407224A1 ES526994A ES526994A ES8407224A1 ES 8407224 A1 ES8407224 A1 ES 8407224A1 ES 526994 A ES526994 A ES 526994A ES 526994 A ES526994 A ES 526994A ES 8407224 A1 ES8407224 A1 ES 8407224A1
Authority
ES
Spain
Prior art keywords
error correction
storage units
buffer storage
storage unit
error
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES526994A
Other languages
English (en)
Spanish (es)
Other versions
ES526994A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of ES526994A0 publication Critical patent/ES526994A0/es
Publication of ES8407224A1 publication Critical patent/ES8407224A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/88—Masking faults in memories by using spares or by reconfiguring with partially good memories
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1064—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in cache or content addressable memories

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
ES526994A 1982-12-25 1983-11-03 Un dispositivo para el tratamiento de un error de un solo bit en una unidad de almacenamiento separadora Expired ES8407224A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57231874A JPS59117800A (ja) 1982-12-25 1982-12-25 バツフア・ストレ−ジの１ビツトエラ−処理方式

Publications (2)

Publication Number Publication Date
ES526994A0 ES526994A0 (es) 1984-08-16
ES8407224A1 true ES8407224A1 (es) 1984-08-16

Family

ID=16930371

Family Applications (1)

Application Number Title Priority Date Filing Date
ES526994A Expired ES8407224A1 (es) 1982-12-25 1983-11-03 Un dispositivo para el tratamiento de un error de un solo bit en una unidad de almacenamiento separadora

Country Status (9)

Country Link
US (1) US4598402A (enExample)
EP (1) EP0112622B1 (enExample)
JP (1) JPS59117800A (enExample)
KR (1) KR870001307B1 (enExample)
AU (1) AU547385B2 (enExample)
BR (1) BR8306511A (enExample)
CA (1) CA1206265A (enExample)
DE (1) DE3381024D1 (enExample)
ES (1) ES8407224A1 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BR8503913A (pt) * 1984-08-18 1986-05-27 Fujitsu Ltd Sistema e processo de recuperacao de erros em um processador de dados do tipo de canalizacao tendo um dispositivo de memoria de controle e processo de recuperacao de erros em um processador de dados do tipo de canalizacao
DE3678893D1 (de) * 1985-10-03 1991-05-29 Mitsubishi Electric Corp Rechnerprogrammdebugsystem.
US4931990A (en) * 1987-11-19 1990-06-05 Bruce C. Perkin Hardened bubble memory circuit
US5283763A (en) * 1989-09-21 1994-02-01 Ncr Corporation Memory control system and method
US5604753A (en) * 1994-01-04 1997-02-18 Intel Corporation Method and apparatus for performing error correction on data from an external memory
US6199152B1 (en) 1996-08-22 2001-03-06 Transmeta Corporation Translated memory protection apparatus for an advanced microprocessor
US6011908A (en) * 1996-12-23 2000-01-04 Transmeta Corporation Gated store buffer for an advanced microprocessor
US6968469B1 (en) 2000-06-16 2005-11-22 Transmeta Corporation System and method for preserving internal processor context when the processor is powered down and restoring the internal processor context when processor is restored
US7127643B2 (en) * 2001-11-09 2006-10-24 Sun Microsystems, Inc Method and apparatus for fixing bit errors encountered during cache references without blocking
US7099221B2 (en) 2004-05-06 2006-08-29 Micron Technology, Inc. Memory controller method and system compensating for memory cell data losses
US20060010339A1 (en) * 2004-06-24 2006-01-12 Klein Dean A Memory system and method having selective ECC during low power refresh
US7340668B2 (en) * 2004-06-25 2008-03-04 Micron Technology, Inc. Low power cost-effective ECC memory system and method
US7116602B2 (en) * 2004-07-15 2006-10-03 Micron Technology, Inc. Method and system for controlling refresh to avoid memory cell data losses
US6965537B1 (en) 2004-08-31 2005-11-15 Micron Technology, Inc. Memory system and method using ECC to achieve low power refresh
ES2378375T3 (es) 2005-02-07 2012-04-11 Siemens Aktiengesellschaft Pantalla térmica
US7894289B2 (en) 2006-10-11 2011-02-22 Micron Technology, Inc. Memory system and method using partial ECC to achieve low power refresh and fast access to data
US7900120B2 (en) 2006-10-18 2011-03-01 Micron Technology, Inc. Memory system and method using ECC with flag bit to identify modified data
US7995334B2 (en) 2010-01-06 2011-08-09 Apple Inc. Printed circuit board
US10296405B2 (en) * 2016-07-05 2019-05-21 SK Hynix Inc. Nonvolatile memory system and error determination method thereof

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51127626A (en) * 1975-04-30 1976-11-06 Hitachi Ltd Information processor
IT1089225B (it) * 1977-12-23 1985-06-18 Honeywell Inf Systems Memoria con dispositivo rivelatore e correttore a intervento selettivo
US4201337A (en) * 1978-09-01 1980-05-06 Ncr Corporation Data processing system having error detection and correction circuits
US4255808A (en) * 1979-04-19 1981-03-10 Sperry Corporation Hard or soft cell failure differentiator
JPS598852B2 (ja) * 1979-07-30 1984-02-28 富士通株式会社 エラ−処理方式
JPS6051749B2 (ja) * 1979-08-31 1985-11-15 富士通株式会社 エラ−訂正方式
US4319356A (en) * 1979-12-19 1982-03-09 Ncr Corporation Self-correcting memory system
US4380812A (en) * 1980-04-25 1983-04-19 Data General Corporation Refresh and error detection and correction technique for a data processing system
EP0039227A3 (en) * 1980-04-25 1982-09-01 Data General Corporation Data processing system
US4371930A (en) * 1980-06-03 1983-02-01 Burroughs Corporation Apparatus for detecting, correcting and logging single bit memory read errors
US4493075A (en) * 1982-05-17 1985-01-08 National Semiconductor Corporation Self repairing bulk memory
US4458349A (en) * 1982-06-16 1984-07-03 International Business Machines Corporation Method for storing data words in fault tolerant memory to recover uncorrectable errors

Also Published As

Publication number Publication date
EP0112622B1 (en) 1989-12-27
EP0112622A2 (en) 1984-07-04
KR870001307B1 (ko) 1987-07-11
ES526994A0 (es) 1984-08-16
US4598402A (en) 1986-07-01
KR840007190A (ko) 1984-12-05
JPS6310460B2 (enExample) 1988-03-07
JPS59117800A (ja) 1984-07-07
BR8306511A (pt) 1984-07-31
AU2050083A (en) 1984-06-28
CA1206265A (en) 1986-06-17
AU547385B2 (en) 1985-10-17
EP0112622A3 (en) 1987-01-14
DE3381024D1 (de) 1990-02-01

Similar Documents

Publication Publication Date Title
ES8407224A1 (es) Un dispositivo para el tratamiento de un error de un solo bit en una unidad de almacenamiento separadora
ES8205089A1 (es) Metodo de correccion de errores en datos que incluyen pala- bras en un bloque
ES8402954A1 (es) Unidad para tratamiento de informacion.
GB2097621B (en) Semiconductor memory devices
BR9911409A (pt) Sistema virtual para armazenamento de dados (vds)
ES8406758A1 (es) Aparato supervisor para cambiar el sistema operativo en una instalacion de tratamiento de datos
AR016464A1 (es) Tarjeta chip que comprende medios de procesamiento y de memorizacion de informacion, procedimiento para almacenar informacion y protocolo de comunicacionque utiliza dicha tarjeta chip
ES439166A1 (es) Mejoras introducidas en un sistema de proceso de datos que incluye un sistema de memoria lsi a base de semiconductores.
SE8306265L (sv) Feltaligt datorsystem
DE3688211D1 (de) Geraet zur speicherung digitaler datenwoerter.
JPS54110741A (en) Double bit error correction using double bit complementing
ES8602285A1 (es) Una instalacion de almacenamiento intermedio en un aparato de tratamiento de datos
IT8123443A0 (it) Dispositivo in una cassetta o in un apparecchio radiografico per tenere film radiografici fra due schermi di rinforzo.
DK402183A (da) Transport-, lager og salgsbeholder
JPS57111890A (en) Storage device
ATE10894T1 (de) Pneumatische transportvorrichtung fuer praezisionssaemaschine.
JPS5797151A (en) Instruction storage device
IT8312543A0 (it) Dispositivo per manipolare oggetti astiformi o pacchetti allungati come sigarette o simili particolarmente adatto come magazzino polmone
JPS5771599A (en) Address error detection system
ES8501545A1 (es) Una unidad de control de requrimiento de acceso en un sistema de procesado de datos.
JPS5730195A (en) Data processor
SU894799A1 (ru) Устройство дл контрол блоков пам ти
JPS57109937A (en) Retrieving method of roll type microfilm
JPS55163929A (en) Pcm signal processing system
KR890009129A (ko) 고정밀도 및 고속도를 필요로하는 광메모리 장치에서의 데이타 처리장치

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19990201