ES8404588A1 - Un bucle de circuito sincronizado en fase - Google Patents
Un bucle de circuito sincronizado en faseInfo
- Publication number
- ES8404588A1 ES8404588A1 ES522510A ES522510A ES8404588A1 ES 8404588 A1 ES8404588 A1 ES 8404588A1 ES 522510 A ES522510 A ES 522510A ES 522510 A ES522510 A ES 522510A ES 8404588 A1 ES8404588 A1 ES 8404588A1
- Authority
- ES
- Spain
- Prior art keywords
- loop
- frequency
- phase
- output signal
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000007423 decrease Effects 0.000 abstract 1
- 238000001514 detection method Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
BUCLE DE CIRCUITO SINCRONIZADO EN FASE.EL BUCLE (10) SINCRONIZA LA FASE DE UNA SEÑAL DE SALIDA (VOUT) DE FRECUENCIA VARIABLE CON LA FASE DE CUALQUIER SEÑAL DE ENTRADA (VIN), SIEMPRE QUE LA FRECUENCIA DE ESTA SEÑAL ESTA DENTRO DE UN LIMITE PREDETERMINADO. PARA ELLO INCLUYE MEDIOS DE OSCILACION (12), DETECCION (14), CONMUTACION (34) Y MEZCLA DE SEÑALES (16, 20, 22, 24), Y CIRCUITOS LOGICOS (18, 26, 15, 40, 42, 43, 33, 46) DIVERSOS.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/379,810 US4484152A (en) | 1982-05-19 | 1982-05-19 | Phase-locked loop having improved locking capabilities |
Publications (2)
Publication Number | Publication Date |
---|---|
ES8404588A1 true ES8404588A1 (es) | 1984-05-01 |
ES522510A0 ES522510A0 (es) | 1984-05-01 |
Family
ID=23498790
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES522510A Granted ES522510A0 (es) | 1982-05-19 | 1983-05-18 | Un bucle de circuito sincronizado en fase |
Country Status (8)
Country | Link |
---|---|
US (1) | US4484152A (es) |
EP (1) | EP0094837B1 (es) |
JP (1) | JPS58210725A (es) |
BR (1) | BR8302606A (es) |
CA (1) | CA1198180A (es) |
DE (1) | DE3377852D1 (es) |
ES (1) | ES522510A0 (es) |
MX (1) | MX153992A (es) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2143385A (en) * | 1983-07-13 | 1985-02-06 | Plessey Co Plc | Phase lock loop circuit |
FR2573592B1 (fr) * | 1984-11-20 | 1993-12-10 | Bull Sa | Circuit oscillateur asservi en phase a un signal de frequence predeterminee |
US4633298A (en) * | 1984-11-30 | 1986-12-30 | Rca Corporation | Digitally controlled phase locked loop system having coarse and fine locking modes |
US4689804A (en) * | 1985-08-14 | 1987-08-25 | Racal Data Communications Inc. | Method and apparatus for reduction of sinusoidal phase jitter in a high speed data modem |
US4689582A (en) * | 1986-10-27 | 1987-08-25 | Rca Corporation | Phase-lock-loop circuit for a television apparatus |
US4787097A (en) * | 1987-02-11 | 1988-11-22 | International Business Machines Corporation | NRZ phase-locked loop circuit with associated monitor and recovery circuitry |
GB8715812D0 (en) * | 1987-07-06 | 1987-08-12 | Cogent Ltd | Detecting rotor bar faults |
FR2623675A1 (fr) * | 1987-11-25 | 1989-05-26 | Dassault Electronique | Dispositif de synchronisation d'une horloge par rapport a un signal numerique incident, notamment a haut debit |
DE3816696A1 (de) * | 1988-05-17 | 1989-11-30 | Philips Patentverwaltung | Schaltungsanordnung zum synchronisieren eines in der frequenz steuerbaren oszillators |
US5062123A (en) * | 1989-08-16 | 1991-10-29 | Cincinnati Electronics Corporation | Kalman predictor for providing a relatively noise free indication of the phase of a carrier laden with noise |
US5109532A (en) * | 1990-01-30 | 1992-04-28 | General Instrument Corporation | Elimination of phase noise and drift incident to up and down conversion in a broadcast communication system |
FR2661752B1 (fr) * | 1990-05-07 | 1992-07-10 | Dassault Electronique | Recepteur d'un signal electromagnetique de frequence nominale connue susceptible d'etre affecte d'une variation inconnue, notamment par decalage doppler. |
EP0467458B1 (en) * | 1990-07-20 | 1996-12-18 | Koninklijke Philips Electronics N.V. | Apparatus for maintaining the frequency of an oscillator within a predetermined frequency range |
JP2758258B2 (ja) * | 1990-09-17 | 1998-05-28 | 株式会社東芝 | 電源同期位相固定装置 |
US5610560A (en) * | 1993-04-20 | 1997-03-11 | Rca Thomson Licensing Corporation | Oscillator with switched reactive elements |
US5574406A (en) * | 1993-04-20 | 1996-11-12 | Rca Thomson Licensing Corporation | Phase lock loop with error measurement and correction in alternate periods |
US5574407A (en) * | 1993-04-20 | 1996-11-12 | Rca Thomson Licensing Corporation | Phase lock loop with error consistency detector |
US5614870A (en) * | 1993-04-20 | 1997-03-25 | Rca Thomson Licensing Corporation | Phase lock loop with idle mode of operation during vertical blanking |
SE505090C2 (sv) * | 1995-10-05 | 1997-06-23 | Ericsson Telefon Ab L M | Förfarande och anordning vid generering av en signal |
US6369660B1 (en) * | 1999-10-27 | 2002-04-09 | Cypress Semiconductor Corp. | Circuit and method for preventing runaway in a phase lock loop |
US7282972B2 (en) * | 2005-07-29 | 2007-10-16 | Micron Technology, Inc. | Bias generator with feedback control |
DE102007054201B4 (de) | 2007-11-12 | 2012-10-11 | Atmel Automotive Gmbh | Empfangsschaltkreis, Verwendung einer digitalen PLL-Struktur und Verfahren zum Empfangen eines Signals einer Frequenzumtastung |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3660781A (en) * | 1970-10-19 | 1972-05-02 | Bendix Corp | Low power frequency synthesizer with two phase locking loops |
US4069462A (en) * | 1976-12-13 | 1978-01-17 | Data General Corporation | Phase-locked loops |
FR2408243A1 (fr) * | 1977-11-04 | 1979-06-01 | Cit Alcatel | Boucle a verrouillage de phase |
US4135166A (en) * | 1978-04-26 | 1979-01-16 | Gte Sylvania Incorporated | Master timing generator |
DE2818487A1 (de) * | 1978-04-27 | 1979-11-08 | Blaupunkt Werke Gmbh | Verfahren und schaltungsanordnung zum erkennen von diskreten frequenzen |
DE2826725A1 (de) * | 1978-06-19 | 1979-12-20 | Blaupunkt Werke Gmbh | Schaltungsanordnung zum erkennen von diskreten frequenzen |
GB2061654B (en) * | 1979-10-20 | 1983-07-27 | Racal Res Ltd | Frequency discriminating circuits |
US4365211A (en) * | 1980-10-31 | 1982-12-21 | Westinghouse Electric Corp. | Phase-locked loop with initialization loop |
-
1982
- 1982-05-19 US US06/379,810 patent/US4484152A/en not_active Expired - Fee Related
-
1983
- 1983-05-13 CA CA000428054A patent/CA1198180A/en not_active Expired
- 1983-05-17 DE DE8383302802T patent/DE3377852D1/de not_active Expired
- 1983-05-17 BR BR8302606A patent/BR8302606A/pt unknown
- 1983-05-17 EP EP83302802A patent/EP0094837B1/en not_active Expired
- 1983-05-18 MX MX197327A patent/MX153992A/es unknown
- 1983-05-18 ES ES522510A patent/ES522510A0/es active Granted
- 1983-05-19 JP JP58086728A patent/JPS58210725A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
CA1198180A (en) | 1985-12-17 |
US4484152A (en) | 1984-11-20 |
MX153992A (es) | 1987-03-18 |
ES522510A0 (es) | 1984-05-01 |
EP0094837A3 (en) | 1985-06-12 |
BR8302606A (pt) | 1984-01-17 |
EP0094837B1 (en) | 1988-08-24 |
JPS58210725A (ja) | 1983-12-08 |
EP0094837A2 (en) | 1983-11-23 |
DE3377852D1 (en) | 1988-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8404588A1 (es) | Un bucle de circuito sincronizado en fase | |
US4516083A (en) | Fast lock PLL having out of lock detector control of loop filter and divider | |
WO2001001577A8 (en) | Adjustable bandwidth phase locked loop with fast settling time | |
US5446411A (en) | Frequency tuning for a phase locked loop FM demodulator | |
KR19990071777A (ko) | 피드포워드를 갖는 고안정성 주파수 합성기 루프 | |
GB1480544A (en) | Band pass filter circuit | |
GB1468035A (en) | Method of ripple-control through a power-supply system and an arrangement for carrying out this method | |
CA1198181A (en) | Phase synchronizing circuit | |
US2584608A (en) | Stabilization of microwave oscillators | |
US5170135A (en) | Phase and frequency-locked loop circuit having expanded pull-in range and reduced lock-in time | |
WO2001093418A3 (en) | Linear dead-band-free digital phase detection | |
EP1025645B1 (en) | Modified third order phase-locked loop | |
US4097816A (en) | Tuning system | |
EP0497801B1 (en) | A phase locked loop for producing a reference carrier for a coherent detector | |
JPS61265923A (ja) | 周波数シンセサイザのチヤンネル化を助長するための電子回路装置 | |
JPS61125229A (ja) | Pll回路 | |
KR100261805B1 (ko) | 원하는위상에주파수및위상로킹회로를로킹시키기위한회로 | |
KR960009972B1 (ko) | Pll회로 | |
SU926769A1 (ru) | Устройство фазовой автоподстройки частоты с индикацией синхронизма | |
KR100254514B1 (ko) | 위상동기루프의 차지펌프 회로 | |
JPH02111123A (ja) | 可変周波発振器の同期化回路 | |
JPS56137736A (en) | Phase-synchronizing circuit | |
JPS56129432A (en) | Frequency synchronizing circuit | |
JPS56111342A (en) | Detector for subsignal of am stereophinic modulated signal | |
JPS63234724A (ja) | 周波数シンセサイザ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FD1A | Patent lapsed |
Effective date: 19971201 |