ES2122702T3 - Dispositivo de seguridad activa con memoria electronica. - Google Patents

Dispositivo de seguridad activa con memoria electronica.

Info

Publication number
ES2122702T3
ES2122702T3 ES95940311T ES95940311T ES2122702T3 ES 2122702 T3 ES2122702 T3 ES 2122702T3 ES 95940311 T ES95940311 T ES 95940311T ES 95940311 T ES95940311 T ES 95940311T ES 2122702 T3 ES2122702 T3 ES 2122702T3
Authority
ES
Spain
Prior art keywords
security device
electronic memory
active security
protection
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES95940311T
Other languages
English (en)
Inventor
Alain Rhelimi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Itron Soluciones de Medida Espana SA
SCHLUMBERGER IND SA
Original Assignee
Itron Soluciones de Medida Espana SA
SCHLUMBERGER IND SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=26231546&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=ES2122702(T3) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority claimed from FR9413886A external-priority patent/FR2727226B1/fr
Application filed by Itron Soluciones de Medida Espana SA, SCHLUMBERGER IND SA filed Critical Itron Soluciones de Medida Espana SA
Application granted granted Critical
Publication of ES2122702T3 publication Critical patent/ES2122702T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07FCOIN-FREED OR LIKE APPARATUS
    • G07F7/00Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/10Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means together with a coded signal, e.g. in the form of personal identification information, like personal identification number [PIN] or biometric data
    • G07F7/1008Active credit-cards provided with means to personalise their use, e.g. with PIN-introduction/comparison system
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/072Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips the record carrier comprising a plurality of integrated circuit chips
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073Special arrangements for circuits, e.g. for protecting identification code in memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073Special arrangements for circuits, e.g. for protecting identification code in memory
    • G06K19/07309Means for preventing undesired reading or writing from or onto record carriers
    • G06K19/07372Means for preventing undesired reading or writing from or onto record carriers by detecting tampering with the circuit
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06QINFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00Payment architectures, schemes or protocols
    • G06Q20/30Payment architectures, schemes or protocols characterised by the use of specific devices or networks
    • G06Q20/34Payment architectures, schemes or protocols characterised by the use of specific devices or networks using cards, e.g. integrated circuit [IC] cards or magnetic cards
    • G06Q20/341Active cards, i.e. cards including their own processing means, e.g. including an IC or chip
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07FCOIN-FREED OR LIKE APPARATUS
    • G07F7/00Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/0806Details of the card
    • G07F7/0813Specific details related to card security
    • G07F7/082Features insuring the integrity of the data on or in the card
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/57Protection from inspection, reverse engineering or tampering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/645Inductive arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0248Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/922Active solid-state devices, e.g. transistors, solid-state diodes with means to prevent inspection of or tampering with an integrated circuit, e.g. "smart card", anti-tamper

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Security & Cryptography (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Business, Economics & Management (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Accounting & Taxation (AREA)
  • Strategic Management (AREA)
  • General Business, Economics & Management (AREA)
  • Storage Device Security (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Credit Cards Or The Like (AREA)

Abstract

LA PRESENTE INVENCION SE REFIERE A UN DISPOSITIVO DE SEGURIDAD QUE CONTIENE INFORMACIONES SECRETAS, DEL TIPO QUE COMPRENDE UNA ZONA DE MEMORIA DE UN CIRCUITO INTEGRADO QUE RECIBE DICHAS INFORMACIONES Y MEDIOS DE PROTECCION QUE RECUBREN SOLIDARIAMENTE AL MENOS LA ZONA DE MEMORIA. LOS MEDIOS DE PROTECCIONES ESTAN CONSTITUIDOS POR AL MENOS UN SEGUNDO CIRCUITO INTEGRADO (2). EL DISPOSITIVO COMPRENDE ADEMAS MEDIOS DE CONEXION (9,9'') INTERACTIVOS ENTRE LOS DOS CIRCUITOS INTEGRADOS, Y MEDIOS DE DESTRUCCION DE LAS INFORMACIONES SECRETAS EN CASO DE RUPTURA O PERTURBACION DE LA CONEXION.
ES95940311T 1994-11-17 1995-11-15 Dispositivo de seguridad activa con memoria electronica. Expired - Lifetime ES2122702T3 (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9413886A FR2727226B1 (fr) 1994-11-17 1994-11-17 Dispositif de securite actif a memoire electronique
FR9502796A FR2727227B1 (fr) 1994-11-17 1995-03-08 Dispositif de securite actif a memoire electronique

Publications (1)

Publication Number Publication Date
ES2122702T3 true ES2122702T3 (es) 1998-12-16

Family

ID=26231546

Family Applications (1)

Application Number Title Priority Date Filing Date
ES95940311T Expired - Lifetime ES2122702T3 (es) 1994-11-17 1995-11-15 Dispositivo de seguridad activa con memoria electronica.

Country Status (7)

Country Link
US (1) US5877547A (es)
EP (1) EP0792497B1 (es)
JP (2) JP4278176B2 (es)
DE (1) DE69504208T2 (es)
ES (1) ES2122702T3 (es)
FR (1) FR2727227B1 (es)
WO (1) WO1996016378A1 (es)

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19526672A1 (de) * 1995-07-21 1997-01-23 Giesecke & Devrient Gmbh Datenträger mit integriertem Schaltkreis
FR2746962B1 (fr) * 1996-04-01 1998-04-30 Schlumberger Ind Sa Dispositif de securite d'une pastille semi-conductrice
US5965867A (en) * 1996-07-19 1999-10-12 Gieseke & Devrient Gmbh Data medium incorporating integrated circuits
DE19639033C1 (de) * 1996-09-23 1997-08-07 Siemens Ag Analysierschutz für einen Halbleiterchip
FR2764403B1 (fr) * 1997-06-09 1999-09-10 Ckd Sa Procede pour la protection physique de l'echange de donnees confidentielles, ainsi qu'un equipement mettant en oeuvre ledit procede
FR2765399B1 (fr) * 1997-06-27 2001-12-07 Sgs Thomson Microelectronics Dispositif semi-conducteur a moyen d'echanges a distance
FR2767966B1 (fr) * 1997-08-28 1999-12-03 Schlumberger Ind Sa Dispositif a circuit integre securise et procede de fabrication
US6310400B1 (en) * 1997-12-29 2001-10-30 Intel Corporation Apparatus for capacitively coupling electronic devices
FR2784768A1 (fr) * 1998-10-16 2000-04-21 Schlumberger Ind Sa Puce a circuits integres securisee contre l'action de rayonnements electromagnetiques
AU1065300A (en) * 1998-11-12 2000-06-05 International Data Limited doing business as Cardtalk Unlimi ted Interactive communication system
FR2792440B1 (fr) * 1999-04-19 2001-06-08 Schlumberger Systems & Service Dispositif a circuit integre securise contre des attaques procedant par destruction controlee d'une couche complementaire
JP4470242B2 (ja) * 1999-04-23 2010-06-02 ソニー株式会社 半導体メモリカード
DE19938890C2 (de) * 1999-08-17 2001-08-09 Infineon Technologies Ag Integrierter Schaltkreis und Schaltungsanordnung zur Stromversorgung eines integrierten Schaltkreises
DE19957120A1 (de) * 1999-11-26 2001-05-31 Infineon Technologies Ag Vertikal integrierte Schaltungsanordnung und Verfahren zum Betreiben einer vertikal integrierten Schaltungsanordnung
JP3553457B2 (ja) * 2000-03-31 2004-08-11 シャープ株式会社 半導体装置およびその製造方法
FR2831331B1 (fr) * 2001-10-22 2004-11-19 Commissariat Energie Atomique Procede de fabrication d'une micro-batterie
AU2003263433A1 (en) * 2002-09-17 2004-04-08 Axalto Sa Method of manufacturing a wafer assembly
US6853093B2 (en) * 2002-12-20 2005-02-08 Lipman Electronic Engineering Ltd. Anti-tampering enclosure for electronic circuitry
US7343496B1 (en) 2004-08-13 2008-03-11 Zilog, Inc. Secure transaction microcontroller with secure boot loader
FR2875082B1 (fr) * 2004-09-03 2006-11-10 Atmel Nantes Sa Sa Circuit integre a signal de securisation code, procede de securisation, dispositif et signal de securisation code au moyen d'une cle dynamique correspondants
US20070177363A1 (en) * 2006-01-31 2007-08-02 Symbol Technologies, Inc. Multilayer printed circuit board having tamper detection circuitry
US8528108B2 (en) * 2006-10-06 2013-09-03 Agere Systems Llc Protecting secret information in a programmed electronic device
US7497378B2 (en) 2006-12-08 2009-03-03 Verifone, Inc. Anti-tampering protection for magnetic stripe reader
US7898413B2 (en) * 2007-01-25 2011-03-01 Verifone, Inc. Anti-tamper protected enclosure
EP2009693A1 (fr) * 2007-06-29 2008-12-31 Axalto S.A. Procédé de fabrication d'un système électronique sécurisé, dispositif de sécurisation de circuit intégré et système électronique correspondants
US7843339B2 (en) 2007-08-27 2010-11-30 Verifone, Inc. Secure point of sale device employing capacitive sensors
US7812428B2 (en) * 2007-12-05 2010-10-12 Atmel Rousset S.A.S. Secure connector grid array package
US7772514B2 (en) * 2007-12-20 2010-08-10 Verifone, Inc. Capacitive user-interface switches
US8595514B2 (en) 2008-01-22 2013-11-26 Verifone, Inc. Secure point of sale terminal
US9013336B2 (en) 2008-01-22 2015-04-21 Verifone, Inc. Secured keypad devices
WO2010111655A1 (en) * 2009-03-26 2010-09-30 Hypercom Corporation Keypad membrane security
CN101697182B (zh) * 2009-09-29 2011-10-05 广州广电运通金融电子股份有限公司 一种加密键盘
US8358218B2 (en) 2010-03-02 2013-01-22 Verifone, Inc. Point of sale terminal having enhanced security
US8330606B2 (en) * 2010-04-12 2012-12-11 Verifone, Inc. Secure data entry device
US20110316139A1 (en) * 2010-06-23 2011-12-29 Broadcom Corporation Package for a wireless enabled integrated circuit
US9305190B2 (en) 2010-07-18 2016-04-05 Graeme J. Freedman Anti-tamper device for integrated circuits
US8405506B2 (en) 2010-08-02 2013-03-26 Verifone, Inc. Secure data entry device
US20120086114A1 (en) * 2010-10-07 2012-04-12 Broadcom Corporation Millimeter devices on an integrated circuit
US8593824B2 (en) 2010-10-27 2013-11-26 Verifone, Inc. Tamper secure circuitry especially for point of sale terminal
US8621235B2 (en) 2011-01-06 2013-12-31 Verifone, Inc. Secure pin entry device
US8901945B2 (en) 2011-02-23 2014-12-02 Broadcom Corporation Test board for use with devices having wirelessly enabled functional blocks and method of using same
US8884757B2 (en) 2011-07-11 2014-11-11 Verifone, Inc. Anti-tampering protection assembly
US8928139B2 (en) 2011-09-30 2015-01-06 Broadcom Corporation Device having wirelessly enabled functional blocks
US9691066B2 (en) 2012-07-03 2017-06-27 Verifone, Inc. Location-based payment system and method
US9213869B2 (en) 2013-10-04 2015-12-15 Verifone, Inc. Magnetic stripe reading device
US20160026275A1 (en) 2014-07-23 2016-01-28 Verifone, Inc. Data device including ofn functionality
WO2016168423A1 (en) * 2015-04-14 2016-10-20 Capital One Services, LLC. Tamper-resistant dynamic transaction card and method of providing a tamper-resistant dynamic transaction card
CA3199536A1 (en) 2015-04-14 2016-10-20 Capital One Services, Llc Systems and methods for secure firmware validation
US9595174B2 (en) 2015-04-21 2017-03-14 Verifone, Inc. Point of sale terminal having enhanced security
FR3078422B1 (fr) 2018-02-28 2021-05-07 Smart Packaging Solutions Carte a puce sans contact a modules electroniques multiples communicants
US10544923B1 (en) 2018-11-06 2020-01-28 Verifone, Inc. Devices and methods for optical-based tamper detection using variable light characteristics
CN109979320B (zh) * 2019-05-13 2021-04-23 京东方科技集团股份有限公司 显示装置及其工作方法
EP3937055A1 (en) 2020-07-10 2022-01-12 Nagravision SA Integrated circuit device with protection against malicious attacks
FR3144685A1 (fr) 2022-12-29 2024-07-05 Smart Packaging Solutions Carte à puce sans contact à modules électroniques multiples communicants

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4105156A (en) * 1976-09-06 1978-08-08 Dethloff Juergen Identification system safeguarded against misuse
DE3347483A1 (de) * 1983-12-29 1985-07-11 GAO Gesellschaft für Automation und Organisation mbH, 8000 München Vorrichtung zur sicherung geheimer informationen
US4593384A (en) * 1984-12-21 1986-06-03 Ncr Corporation Security device for the secure storage of sensitive data
US5142345A (en) * 1989-04-13 1992-08-25 Mitsubishi Denki Kabushiki Kaisha Structure of input protection transistor in semiconductor device including memory transistor having double-layered gate and method of manufacturing semiconductor device including such input protection transistor
FR2647929A1 (fr) * 1989-05-30 1990-12-07 Paul Mayet Dispositif electronique de protection contre le vol ou l'utilisation frauduleuse
CA2034703A1 (en) * 1990-01-23 1991-07-24 Masanori Nishiguchi Substrate for packaging a semiconductor device
JPH0433085A (ja) * 1990-05-24 1992-02-04 Toshiba Corp 携帯可能媒体および情報処理装置
DE4018688C2 (de) * 1990-06-11 1998-07-02 Siemens Ag Verfahren zum Schutz einer integrierten Schaltung gegen das Auslesen sensitiver Daten
EP0509567A3 (en) * 1991-03-28 1993-04-07 N.V. Philips' Gloeilampenfabrieken Device with protection against access to secure information
JPH0730051A (ja) * 1993-07-09 1995-01-31 Fujitsu Ltd 半導体装置

Also Published As

Publication number Publication date
FR2727227A1 (fr) 1996-05-24
EP0792497B1 (fr) 1998-08-19
JP4456066B2 (ja) 2010-04-28
FR2727227B1 (fr) 1996-12-20
EP0792497A1 (fr) 1997-09-03
WO1996016378A1 (fr) 1996-05-30
DE69504208D1 (de) 1998-09-24
US5877547A (en) 1999-03-02
JP4278176B2 (ja) 2009-06-10
JP2006216020A (ja) 2006-08-17
DE69504208T2 (de) 1999-04-29
JPH10509260A (ja) 1998-09-08

Similar Documents

Publication Publication Date Title
ES2122702T3 (es) Dispositivo de seguridad activa con memoria electronica.
ES2134188T3 (es) Chip con circuito integrado, de seguridad, con pantalla conductora.
ES2184038T3 (es) Sistema y procedimiento seguros de tratamiento de datos.
DE58906208D1 (de) Gassack-Aufprallschutzvorrichtung.
ATE533117T1 (de) Verhinderung von manipulation in elektronischen geräten
ES2097463T3 (es) Inflador de dos pases.
NO902358L (no) Anordning for aa avskrekke mot tyveri av en beskyttet gjenstand.
BR9301385A (pt) Modulo de circuito de protecao
BR9812901A (pt) Disposição de circuito e processo para operação de um elemento fusìvel
BR9916684A (pt) Sistema de semicondutor verticalmente integrado
ES2196535T3 (es) Dispositivo electronico que tiene un armazon protector.
ES2108494T3 (es) Panel de conexiones para un aparato de mando.
KR100307895B1 (ko) 보안반도체디바이스
MX9305144A (es) Cabezal de exhibicion pivotable o girable para un dispositivo electronico.
ES2095678T3 (es) Elemento de proteccion contra el ruido y su utilizacion.
FR2694448B1 (fr) Dispositif de protection d'un circuit intégré contre les coupures d'alimentation.
ES2148801T3 (es) Semirremolque con seguro antirrobo.
BR9801717A (pt) Plugue de proteção contra sobretensão com um dispositivo de segurança contra falhas.
DE58909515D1 (de) Gassack-Aufprallschutzvorrichtung.
KR950015679A (ko) 반도체 장치
FR2711686B1 (fr) Dispositif de protection passive équipant des routes.
KR950020965A (ko) 반도체 장치
FR2708858B1 (fr) Dispositif de perfusion à ailettes de protection.
DE69212524D1 (de) Verkehrswarneinrichtung und Strassensicherheitssystem
KR920007509A (ko) 박형 메모리 모듈

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 792497

Country of ref document: ES