ES2090265T3 - Acoplador de bus de serie. - Google Patents

Acoplador de bus de serie.

Info

Publication number
ES2090265T3
ES2090265T3 ES91400290T ES91400290T ES2090265T3 ES 2090265 T3 ES2090265 T3 ES 2090265T3 ES 91400290 T ES91400290 T ES 91400290T ES 91400290 T ES91400290 T ES 91400290T ES 2090265 T3 ES2090265 T3 ES 2090265T3
Authority
ES
Spain
Prior art keywords
bus
memory
coupler
series
serial bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES91400290T
Other languages
English (en)
Inventor
Raphael Bauduin
Philippe Bedel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Airbus Group SAS
Original Assignee
Airbus Group SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Airbus Group SAS filed Critical Airbus Group SAS
Application granted granted Critical
Publication of ES2090265T3 publication Critical patent/ES2090265T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Communication Control (AREA)

Abstract

UN ACOPLADOR DE SERIE BUS, DESTINADO A UNIR AL MENOS UNA SERIE BUS (3, 4, 5) CON UN SISTEMA DE TRATAMIENTO DE INFORMACION (2) POSEEDOR DE UNA UNIDAD CENTRAL (20) Y UNOS BUS INTERNOS (24D, 24A, 24C), CONSTA DE UN PROCESADOR PARTICULAR (10) QUE TIENE UN BUS DE DATOS (11D), UN BUS DE DIRECCIONES (11A) Y UN BUS DE CONTROL (11C), UNOS CIRCUITOS DE MEMORIA (12, 14), ASOCIADOS AL PROCESADOR (10) Y QUE CONSTA DE UNA MEMORIA DE PROGRAMAS (12) Y UNA MEMORIA VIVA (14), AL MENOS DE UN CIRCUITO DE INTERFASE (17, 18, 19) CON UNA SERIE BUS (3, 4, 5) QUE LINDA CON EL ACOPLADOR, Y UNA MEMORIA DE INTERCAMBIO CON DOBLE ACCESO (16) UNIDA POR UNA PARTE AL BUS (11D, 11A, 11C) DEL PROCESADOR PARTICULAR (10) DEL ACOPLADOR Y, POR OTRA (PARTE) A LOS BUS INTERNOS (24D, 24A, 24C) DEL SISTEMA DE TRATAMIENTO (2).
ES91400290T 1990-02-08 1991-02-07 Acoplador de bus de serie. Expired - Lifetime ES2090265T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9001480A FR2657979B1 (fr) 1990-02-08 1990-02-08 Coupleur de bus serie.

Publications (1)

Publication Number Publication Date
ES2090265T3 true ES2090265T3 (es) 1996-10-16

Family

ID=9393509

Family Applications (1)

Application Number Title Priority Date Filing Date
ES91400290T Expired - Lifetime ES2090265T3 (es) 1990-02-08 1991-02-07 Acoplador de bus de serie.

Country Status (5)

Country Link
EP (1) EP0441707B1 (es)
DE (1) DE69120309T2 (es)
ES (1) ES2090265T3 (es)
FR (1) FR2657979B1 (es)
GR (1) GR3020888T3 (es)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR950003880B1 (ko) * 1992-07-02 1995-04-20 한국전기통신공사 버스 인터페이스 방식에 의한 집중관리 시스템
DE4407571A1 (de) * 1994-03-07 1995-09-14 Siemens Ag System zur Verarbeitung von Daten einer technischen Anlage
WO1996041273A1 (de) * 1995-06-07 1996-12-19 International Business Machines Corporation Vorrichtung und verfahren zur steuerung eines datenbusses

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3114734A1 (de) * 1981-04-11 1982-10-28 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Einrichtung zur datenuebertragung zwischen einem rechner und externen teilnehmern
US4787028A (en) * 1985-09-03 1988-11-22 Ncr Corporation Multicommunication protocol controller
JPH0223481A (ja) * 1988-07-13 1990-01-25 Matsushita Electric Ind Co Ltd カードリーダ装置

Also Published As

Publication number Publication date
DE69120309T2 (de) 1997-01-23
EP0441707B1 (fr) 1996-06-19
GR3020888T3 (en) 1996-11-30
FR2657979B1 (fr) 1994-09-23
EP0441707A1 (fr) 1991-08-14
DE69120309D1 (de) 1996-07-25
FR2657979A1 (fr) 1991-08-09

Similar Documents

Publication Publication Date Title
KR930016891A (ko) 캐쉬 제어기
JPS60112320A (ja) トライステ−トゲ−トの保護方式
ES2099801T3 (es) Sistema de informacion, comunicaciones y visualizacion para maquinas de azar.
DK0965951T3 (da) Automatiseret adgangskontrolsystem med delt intelligens
DE69113998D1 (de) Kühlanlage für wasser in flaschen.
EP0681240A3 (en) Memory tag copying system.
ES2035027T3 (es) Sistema de computador que tiene arbitraje de acceso directo a memoria de canales multiples.
TW336296B (en) Circuit for handling distributed arbitration in a computer system having multiple arbiters
ES2122574T3 (es) Archivado de datos en memoria.
FR2754669B1 (fr) Module electronique de puissance, et systeme electronique de puissance comprenant une pluralite dudit module
AR011438A1 (es) Disposicion de computadora de multiprocesador que tiene bus; arreglo para arbitrar el acceso de cpu a un bus comun, y metodo para arbitrar control de unbus.
EP0194415A3 (en) Bus to bus converter
KR890007173A (ko) 애드레스 버스 제어장치
KR950015105A (ko) 데이타 패킷이 네트원크내의 컴퓨터로 번지 지정되는지를 결정하는 방법 및 장치
EP1244020A4 (en) PARALLEL COMPUTER ARCHITECTURE AND INFORMATION PROCESSING UNIT USING SAID ARCHITECTURE
ES2090265T3 (es) Acoplador de bus de serie.
KR890005739A (ko) 선택된 지연 버스트를 구비한 버스 마스터
EP0220535A3 (en) Random access memory system
MX9205259A (es) Conectador electrico que no necesita soldadura.
KR960035290A (ko) 데이타 프로세싱 시스템의 버스 로딩 분배 방법과 장치
IT8224213A0 (it) Dispositivo di raffreddamento per canne di armi da fuoco.
MY111292A (en) Data bus.
ATE331245T1 (de) Leistungssteuerungsverfahren für ein rechnersystem mit einer knotenpunktarchitektur
KR920000034A (ko) Dma 콘트롤러
JPS57211659A (en) Memory access controller

Legal Events

Date Code Title Description
FA2A Application withdrawn

Effective date: 19930308

FG2A Definitive protection

Ref document number: 441707

Country of ref document: ES

FG2A Definitive protection

Ref document number: 441707

Country of ref document: ES