ES2081820T3 - Procedimiento para el aseguramiento contra errores en sistemas de memoria de instalaciones de proceso de datos, especialmente instalaciones de conmutacion telefonica. - Google Patents

Procedimiento para el aseguramiento contra errores en sistemas de memoria de instalaciones de proceso de datos, especialmente instalaciones de conmutacion telefonica.

Info

Publication number
ES2081820T3
ES2081820T3 ES89114004T ES89114004T ES2081820T3 ES 2081820 T3 ES2081820 T3 ES 2081820T3 ES 89114004 T ES89114004 T ES 89114004T ES 89114004 T ES89114004 T ES 89114004T ES 2081820 T3 ES2081820 T3 ES 2081820T3
Authority
ES
Spain
Prior art keywords
facilities
procedure
data processing
memory systems
telephone switching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES89114004T
Other languages
English (en)
Inventor
Hans-Werner Dipl-Ing Knefel
Carl Dipl-Ing Trainer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Application granted granted Critical
Publication of ES2081820T3 publication Critical patent/ES2081820T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/88—Masking faults in memories by using spares or by reconfiguring with partially good memories
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/1016—Error in accessing a memory location, i.e. addressing error
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1608—Error detection by comparing the output signals of redundant hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Storage Device Security (AREA)
  • Debugging And Monitoring (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
  • Telephone Function (AREA)

Abstract

LOS DATOS SE ASEGURAN DE ERRORES, EL MANDO DE ALMACENAMIENTO (ST0, ST1) ES DOBLE. DESDE UN MANDO DE ALMACENAMIENTO SE INSCRIBEN APARTE DE LAS SEÑALES DE DIRECCION Y MANDO SOLAMENTE LOS DATOS DE ESCRITURA, DESDE EL OTRO MANDO DE ALMACENAMIENTO SOLAMENTE LOS DATOS DE CONTROL Y EN EL PRIMER CASO EN LA PARTE DE DATOS NECESARIOS SPN DE UN ALMACEN DE DOS PARTES Y EN EL SEGUNDO CASO EN LA PARTE DE DATOS DE CONTROL (SPK) DE ESTE ALMACEN, DESDE DONDE SE INCLUYEN EN LA COMPROBACION DE DATOS. ASI PUEDEN RECONOCERSE TAMBIEN ERRORES DE DIRECCION.
ES89114004T 1988-08-02 1989-07-28 Procedimiento para el aseguramiento contra errores en sistemas de memoria de instalaciones de proceso de datos, especialmente instalaciones de conmutacion telefonica. Expired - Lifetime ES2081820T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3826248 1988-08-02

Publications (1)

Publication Number Publication Date
ES2081820T3 true ES2081820T3 (es) 1996-03-16

Family

ID=6360097

Family Applications (1)

Application Number Title Priority Date Filing Date
ES89114004T Expired - Lifetime ES2081820T3 (es) 1988-08-02 1989-07-28 Procedimiento para el aseguramiento contra errores en sistemas de memoria de instalaciones de proceso de datos, especialmente instalaciones de conmutacion telefonica.

Country Status (9)

Country Link
US (1) US5077744A (es)
EP (1) EP0353660B1 (es)
JP (1) JP2950858B2 (es)
AT (1) ATE132986T1 (es)
DE (1) DE58909568D1 (es)
ES (1) ES2081820T3 (es)
FI (1) FI100833B (es)
GR (1) GR3018644T3 (es)
ZA (1) ZA895855B (es)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0828913B2 (ja) * 1993-01-13 1996-03-21 日本電気株式会社 時間多重スイッチ
WO1997017655A1 (en) * 1995-11-10 1997-05-15 Philips Electronics N.V. Method and device for error protection of programmable memories
DE19635242A1 (de) * 1996-08-30 1998-03-05 Siemens Ag Speichersystem
DE19635237A1 (de) * 1996-08-30 1998-03-05 Siemens Ag Speichersystem
JP5337661B2 (ja) * 2009-10-09 2013-11-06 株式会社日立製作所 メモリ制御装置及びメモリ制御装置の制御方法
US8413006B1 (en) * 2010-02-12 2013-04-02 Pmc-Sierra, Inc. Error detection and correction in data and control words

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3544777A (en) * 1967-11-06 1970-12-01 Trw Inc Two memory self-correcting system
US3781796A (en) * 1972-10-16 1973-12-25 Bell Telephone Labor Inc Error detecting translator
IT1002271B (it) * 1973-12-27 1976-05-20 Honeywell Inf Systems Perfezionamento ai dispositivi di controllo di parita nelle memorie a semiconduttori
US3944800A (en) * 1975-08-04 1976-03-16 Bell Telephone Laboratories, Incorporated Memory diagnostic arrangement
US4319355A (en) * 1979-12-28 1982-03-09 Compagnia Internationale Pour L'informatique Method of and apparatus for testing a memory matrix control character
US4295219A (en) * 1980-03-31 1981-10-13 Bell Telephone Laboratories, Incorporated Memory write error detection circuit
US4455655A (en) * 1981-09-28 1984-06-19 Hewlett-Packard Company Real time fault tolerant error correction mechanism
JPS58105500A (ja) * 1981-11-23 1983-06-23 スペリ・コ−ポレ−シヨン メモリ駆動回路故障検出システム及び方法
JPS58134343A (ja) * 1982-02-05 1983-08-10 Hitachi Ltd 検査ビツト生成方式
JPS5917495A (ja) * 1982-07-21 1984-01-28 川崎重工業株式会社 定馬力形液圧ウインチ制御装置
DE3319710A1 (de) * 1983-05-31 1984-12-06 Siemens AG, 1000 Berlin und 8000 München Speichersteueranordnung, insbesondere fuer ein fehlertolerantes fernsprech-vermittlungssystem
JPS60115099A (ja) * 1983-11-25 1985-06-21 Fujitsu Ltd 半導体記憶装置
US4843608A (en) * 1987-04-16 1989-06-27 Tandem Computers Incorporated Cross-coupled checking circuit
US4943969A (en) * 1988-11-28 1990-07-24 Unisys Corporation Isolation for failures of input signals supplied to dual modules which are checked by comparison

Also Published As

Publication number Publication date
EP0353660B1 (de) 1996-01-10
EP0353660A3 (de) 1991-06-26
GR3018644T3 (en) 1996-04-30
ZA895855B (en) 1990-05-30
FI100833B (fi) 1998-02-27
DE58909568D1 (de) 1996-02-22
ATE132986T1 (de) 1996-01-15
FI893656A0 (fi) 1989-08-01
JPH0281148A (ja) 1990-03-22
JP2950858B2 (ja) 1999-09-20
EP0353660A2 (de) 1990-02-07
US5077744A (en) 1991-12-31
FI893656A (fi) 1990-02-03

Similar Documents

Publication Publication Date Title
CA2100094A1 (en) Memory control circuit for use with a copy back cache system
DE60013044D1 (de) Fehlerdetektion und -korrektur Schaltung in eimem Flash-Speicher
AU6647600A (en) Sdram controller for parallel processor architecture
US5893135A (en) Flash memory array with two interfaces for responding to RAS and CAS signals
KR920004962A (ko) 디지탈신호처리장치용 가상의 긴명령어 메모리장치 및 그 명령어 발생방법
AU7820987A (en) Parallel processor error checking
KR950016066A (ko) 공유 메모리를 갖는 디지탈 프로세서 및 비터비 디코더를 구비하는 집적회로
DE69901255T2 (de) Mehrprozessorsystem brücke mit zugriffskontrollierung
ES2081820T3 (es) Procedimiento para el aseguramiento contra errores en sistemas de memoria de instalaciones de proceso de datos, especialmente instalaciones de conmutacion telefonica.
DE69618831T2 (de) ECC-geschützte Speicherorganisation mit Lese-Änderungs-Schreib-Pipelinezugriff
KR940009838A (ko) 이중화메모리 제어장치 및 그 방법
EP0939371A3 (en) Memory subsystem and method of reorganising multiplexed data
IE872506L (en) Executing two instruction sequences in an order determined¹in advance¹¹¹¹¹¹¹¹in advance
SE8604222D0 (sv) Sett och anordning for att i en pa forhand aavgjord ordningsfoljd exekvera tva instruktionssekvenser
IL135311A (en) Method and apparatus for controlling shared memory access
ES2098550T3 (es) Control programable con memoria.
JPS5564693A (en) Buffer memory unit
JPS6488641A (en) Information processor
JPS55146551A (en) Information processing unit
JPS6482240A (en) Information processing system
JPS5478036A (en) Control system of multiplexing memory unit
JPS56145583A (en) Buffer memory device
JPS5712469A (en) Buffer memory control system
JPS6446860A (en) Disk cache device
KR890010700A (ko) 시스템의 제어 및 에러검출회로

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 353660

Country of ref document: ES