EP3378225B1 - Photodétecteur multimode - Google Patents

Photodétecteur multimode Download PDF

Info

Publication number
EP3378225B1
EP3378225B1 EP16791275.7A EP16791275A EP3378225B1 EP 3378225 B1 EP3378225 B1 EP 3378225B1 EP 16791275 A EP16791275 A EP 16791275A EP 3378225 B1 EP3378225 B1 EP 3378225B1
Authority
EP
European Patent Office
Prior art keywords
pixels
photocharge
mumit
exposure periods
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP16791275.7A
Other languages
German (de)
English (en)
Other versions
EP3378225A1 (fr
Inventor
Erez Tadmor
Yair SHARF
Giora Yahav
Amir Nevet
David Cohen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microsoft Technology Licensing LLC
Original Assignee
Microsoft Technology Licensing LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microsoft Technology Licensing LLC filed Critical Microsoft Technology Licensing LLC
Publication of EP3378225A1 publication Critical patent/EP3378225A1/fr
Application granted granted Critical
Publication of EP3378225B1 publication Critical patent/EP3378225B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/50—Control of the SSIS exposure
    • H04N25/53—Control of the integration time
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/60—Control of cameras or camera modules
    • H04N23/667—Camera operation mode switching, e.g. between still and video, sport and normal or high- and low-resolution modes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/40—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled
    • H04N25/42—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled by switching between different modes of operation using different resolutions or aspect ratios, e.g. switching between interlaced and non-interlaced mode
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/50—Control of the SSIS exposure
    • H04N25/57—Control of the dynamic range
    • H04N25/58—Control of the dynamic range involving two or more exposures
    • H04N25/587—Control of the dynamic range involving two or more exposures acquired sequentially, e.g. using the combination of odd and even image fields
    • H04N25/589—Control of the dynamic range involving two or more exposures acquired sequentially, e.g. using the combination of odd and even image fields with different integration times, e.g. short and long exposures
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/50—Control of the SSIS exposure
    • H04N25/57—Control of the dynamic range
    • H04N25/59—Control of the dynamic range by controlling the amount of charge storable in the pixel, e.g. modification of the charge conversion ratio of the floating node capacitance
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
    • H04N25/713—Transfer or readout registers; Split readout registers or multiple readout registers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
    • H04N25/715—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors using frame interline transfer [FIT]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
    • H04N25/73—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors using interline transfer [IT]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
    • H04N25/75—Circuitry for providing, modifying or processing image signals from the pixel array

Definitions

  • a camera may comprise photosensor, such as a CCD (charge coupled device) or CMOS (complementary metal Oxide on Silicon) photosensor and optics that collects and focuses light from a scene that the camera images onto the photosensor during an exposure period of the camera to acquire an image of the scene.
  • the photosensor generally comprises an array of "horizontal" rows and “vertical” columns of light sensitive pixels that register the light focused by the camera optics onto the photosensor. Amounts of light registered by the pixels are determined to provide the image of the scene.
  • a pixel in the photosensor registers incident light from a feature in the scene that the optics focuses on the pixel by accumulating negative or positive electric charge provided by electrons or holes respectively from electron-hole pairs that the incident light generates in the pixel.
  • the charge provided by electrons or holes from electron-hole pairs may be referred to generically as "photocharge”.
  • Camera photosensors are typically configured so that their pixels accumulate electrons, conventionally also referred to as “photoelectrons”, and thereby negative photocharge originating from electron-hole pairs, rather than holes, and thereby positive photocharge to register incident light.
  • Converting an amount of photocharge that a pixel in the photosensor accumulates responsive to incident light to a voltage, hereinafter also referred to as a readout voltage provides a measurement of an amount of the incident light that the pixel registers.
  • a collection of the readout voltages referred to as a frame of the photosensor may be used to provide and image of the scene.
  • a CMOS photosensor may include circuitry in each pixel of the photosensor to convert photocharge to readout voltage.
  • An interline CCD photosensor transfers photocharge accumulated by each of the pixels along an array of photocharge storage capacitors to readout circuitry that converts the photocharge to a readout voltage.
  • image-capture methods include a mode in which an image is acquired via charge accumulation in multiple regions of an imaging array and read out to one or more outputs, and/or a mode in which an image is acquired via charge accumulation in a first region of an imaging array, held in vertical CCDs of another region of the imaging array, and read out along with a second image acquired via charge accumulation in the first region of the imaging array.
  • US20110157448A1 teaches an image sensor and an image sensing method can obtain image signals with a high S/N ratio in a high-speed image pickup operation.
  • Signal charges are input to input transfer stage 31 of CCD memory 30.
  • Final transfer stage 32 is formed so as to be connected to the input transfer stage 31 and able to transfer signal charges to the input transfer stage 31.
  • read gate 42 and drain gate 40 are not turned on and the next transfer operation of the CCD memory 30 is conducted.
  • the accumulated signal charges are transferred on a stage by stage basis and the signal charges obtained at the first image pickup timing are transferred again straightly to the input transfer stage 31.
  • the signal charges obtained newly at photoelectric conversion section 20 at the next image pickup timing are injected into the input transfer stage 31 by way of input gate 21.
  • the signal charges obtained at the last image pickup timing are added to the signal charges accumulated in the input transfer stage 31 so that integrated signal charges obtained by adding the two sets of signal charges are accumulated in the input transfer stage 31.
  • An aspect of an embodiment of the invention relates to providing an interline CCD photosensor, hereinafter also referred to as a multimode interline CCD (MUMIT-CCD) photosensor, having a controller configured to operate the photosensor selectively in a partition mode.
  • the controller partitions light sensitive pixels in the photosensor to allocate at least one first region of the photosensor comprising a portion of the light sensitive pixels to register light from a scene that is incident on the photosensor.
  • the controller allocates at least one second region of the photosensor comprising a different portion of the light sensitive pixels in the photosensor to store photocharge generated by pixels in the at least one first region.
  • the controller controls the photosensor to transfer the photocharge stored in the pixels in the at least one second region to readout circuitry to convert the photocharge to readout voltages and provide an image of the scene.
  • a set of readout voltages in accordance with an embodiment of the disclosure that is provided by a portion of the light sensitive pixels may be referred to as a partial frame of the photosensor. Allocating a portion of the pixels to register light, and a remaining portion of the pixels to store photocharge accumulated by the portion that registers light, configures the photosensor so that it is controllable to provide more than two partial frames of the photosensor, and thereby acquire more than two images of the same scene, in relatively rapid succession.
  • figs. 1B-1D describing a holistic mode is to be regarded as an example.
  • Identical features that appear in more than one figure are generally labeled with a same numeral in all the figures in which they appear.
  • a label labeling an icon or other graphical indicia representing a given feature of an embodiment of the invention in a figure may be used to reference the given feature.
  • Dimensions of components and features shown in the figures are chosen for convenience and clarity of presentation and are not necessarily shown to scale.
  • FIG. 1A The figure schematically shows rows and columns of pixels in the photosensor and a controller that controls mode of operation of the photosensor.
  • the controller electrifies transfer electrodes in the photosensor with configurations of five independently controllable voltages for five phase clocking to control mode of operation of the MUMIT-CCD and accumulation and readout of photocharge that pixels in the photosensor generate responsive to light from a scene to provide an image of the scene.
  • the MUMIT-CCD photosensor shown in the figures and discussed below is assumed, by way of example, to accumulate photoelectrons to register light from a scene.
  • FIG. 1A Operation of the MUMIT-CCD shown in Fig. 1A and operating in a holistic mode is schematically illustrated in, and discussed with reference to, Figs. 1B-1D .
  • Each Fig. 1B-1D schematically shows a column of pixels in the MUMIT-CCD photosensor shown in Fig. 1A during operation in the holistic mode at a different stage of generation of photocharge to register light from a scene and acquire two images of the scene in relatively rapid succession.
  • Figs. 2A-2E schematically shows a column of pixels in the MUMIT-CCD photosensor shown in Fig. 1A during operation in the equal partition mode at a different stage of generation of photocharge to register light from a scene and acquire four images of the scene in relatively rapid succession.
  • Figs. 3A-3E schematically illustrate the MUMIT-CCD operating in a partition mode, referred to as a "2/3-1/3 compression" mode, for which two thirds of the pixels generate photocharge responsive to light from a scene, and one third of the pixels store the photocharge generated by the two thirds of the pixels in a compressed format.
  • Each Fig. 3A-3E schematically shows a column of pixels in the MUMIT-CCD photosensor during operation in the 2/3-1/3 compression mode at a different stage of generation of photocharge to register light from a scene incident on the photosensor and acquire three images of the scene in relatively rapid succession.
  • Figs. 4A-4E illustrate the MUMIT-CCD operating in a "partial readout" mode for which pixels allocated for storing photocharge are read out before the pixels store photocharge for a complete image of the scene.
  • a complete image of a scene may refer to an image generated responsive to photocharge accumulated by substantially all the pixels in the MUMIT-CCD photosensor that the photosensor controller allocates for registering light from a scene.
  • the partial readout mode schematically shown in Figs. 4A-4E which may be referred to as a "2/3-1/3 partial readout" is a mode for which two thirds of the pixels generate photocharge responsive to light from a scene and one third of the pixels store the photocharge generated by the two thirds of the pixels.
  • the photosensor operates to acquire four partial frames of the photosensor and four corresponding images of the scene in rapid succession.
  • Fig. 1A schematically shows a simplified top view of a portion of a five phase MUMIT-CCD photosensor 20, also referred to as MUMIT-CCD 20, in accordance with an embodiment of the disclosure.
  • MUMIT-CCD 20 comprises columns 21 and rows 22 of light sensitive pixels 30, one of which pixels is indicated by a dotted boundary for convenience of identity, a row 23 of readout capacitors 24, and a readout amplifier 25 formed in or on a suitable substrate (not shown), in accordance with an embodiment of the disclosure.
  • Readout amplifier 25 is optionally connected to an end readout capacitor 27 in row 23.
  • a controller 26 controls MUMIT-CCD 20 to operate selectively in a holistic mode or a partition mode of optionally a plurality of partition modes to register light from a scene incident on the photosensor and acquire images of the scene as discussed below.
  • MUMIT-CCD photosensor 20 shown in Fig. 1A and figures that follow are not necessarily at a same depth in the MUMIT-CCD photosensor.
  • the figures show schematic projections of the features onto a top surface, assumed to lie in the page of the figures, of MUMIT-CCD 20 that indicate relative lateral locations of the features. Shapes of the features may be different from the shapes shown in the figures and are chosen for convenience of presentation. The shapes are not necessarily shapes of the features in a practical, physical MUMIT-CCD photosensor in accordance with an embodiment of the disclosure.
  • Each pixel 30 optionally comprises a photodiode (PD) 32 that generates photoelectrons responsive to light incident on the photodiode and five photoelectron storage capacitors, 41, 42, 43, 44, and 45.
  • Each storage capacitor, 41-45 is overlaid by its own transfer electrode (not shown), which may be referred to as a "transfer gate” or "gate”.
  • the substrate on which components of MUMIT-CCD 20 are formed is optionally a heavily n-doped silicon substrate, and components of a pixel 30 may be formed in and/or on an epitaxial p-doped layer (not shown) formed on the substrate.
  • Photodiode 32 may comprise a depletion zone generated at a junction of an n-doped region (not shown) formed in the p-doped epitaxial layer.
  • Storage capacitors 41-45 may be portions of a buried n-doped channel. Transfer gates overlying storage capacitors 41-45 are connected to contact pads 51-55 respectively, and each contact pad 51-55 is, optionally as schematically shown by way of example in Fig. 1A , connected to transfer gates of two homologous capacitors 41-45 in a pair of adjacent pixels 30.
  • the transfer gates may be formed using any of various suitable conducting materials such as a metal or polysilicon that is opaque to light so that, in addition to providing electrical connection to their respective capacitors, the transfer gates prevent incident light from generating photocharge in the capacitors.
  • Photodiodes 32 may be overlaid by electrodes (not shown), hereinafter also referred to as "photodiode electrodes", that are transparent to light for which MUMIT-CCD 20 is intended to image. Photodiode electrodes may be electrified by controller 26 to back bias the photodiodes to a desired potential.
  • a contact pad 51-55 connected to a capacitor's transfer gate may be said to be connected to the capacitor. Controller 26 electrifies contact pads 51-55 to apply configurations of transfer voltages to storage capacitors 41-45 to control readout of photocharge that photodiodes 32 generate responsive to light from a scene incident on MUMIT-CCD 20.
  • controller 26 may shutter MUMIT-CCD 20 OFF, and substantially insensitive to incident light, by applying a voltage V OFF to the substrate of MUMIT-CCD so that photoelectrons generated in photodiode 32 of a pixel 30 responsive to incident light, drain off to the substrate and are discarded. Controller 26 may shutter MUMIT-CCD 20 ON, and sensitive to light for an exposure period during which pixels 30 register light from a scene, by applying a voltage V ON to the substrate and a positive voltage, V g++ , to a transfer gate of a storage capacitor 41, 42, 43, 44, or 45 of each pixel 30.
  • V ON and V g++ have magnitudes and polarities that operate to transfer photocharge generated in the pixel's photodiode 32 responsive to light from the scene to the storage capacitor for storage and subsequent transfer to readout amplifier 25 for conversion to voltage.
  • Controller 26 transfers the photocharge stored in the storage capacitors in each pixel 30 to readout amplifier 25 by applying appropriate sequences of positive and negative voltages V g+ and V g- respectively to transfer gates of storage capacitors 41-45 in the pixels. Controller 26 may control voltages to contact pads connected to storage capacitors in different pairs of pixels 30 independently of each other. The applied sequences of voltages V g+ and V g- may operate to transfer photocharge in each of the storage capacitors in a same row of the storage capacitors, from storage capacitor row to storage capacitor row, "vertically downwards" along pixel columns 21 to deposit the photocharge into readout capacitors 24 in readout row 23.
  • controller 26 After depositing photocharge from a given row of storage capacitors 41, 42, 43, 44, or 45 into readout capacitors 24 in readout row 23, controller 26 applies voltages to readout capacitors 24 to transfer the amounts of photocharge deposited in each of the readout capacitors horizontally along readout row 23 from one to the other of readout capacitors 24 to readout amplifier 25 for conversion of each amount to a readout voltage.
  • the readout voltages that readout amplifier 26 generates from the amounts of photocharge it receives are stored in a suitable memory (not shown) as a frame of MUMIT-CCD 20 to provide an image of the scene.
  • V OFF may be voltage that is greater than a voltage that controller 26 applies to electrodes overlying photodiodes 32 to back-bias the photodiodes, and less than a voltage that drains photoelectrons that may be stored in a storage capacitor 41, 42, 43, 44, or 45 to the substrate.
  • V ON may be a voltage greater than V OFF , but less than a voltage that back-biases photodiodes 32, and less than voltage V g++ that controller 26 applies to a given storage capacitor 41, 42, 43, 44, or 45 in a pixel 30 to transfer photocharge from the pixel's photodiode 32 to the given storage capacitor.
  • V OFF and V ON may be equal respectively to about 15V (volts) and 5V volts
  • V g++ , V g+ , and V g- may be respectively equal to about 10 V volts, 0 volts and -5V.
  • Figs. 1B-1D schematically illustrate generation, storage, and transfer of photocharge in a portion of an example column 21 of the plurality of pixel columns 21 comprised in MUMIT-CCD photosensor 20 responsive to light from a scene (not shown) during operation of the photosensor in a holistic mode, in accordance with an embodiment of the disclosure.
  • MUMIT-CCD photosensor 20 Operating in the holistic mode MUMIT-CCD photosensor 20 acquires two images of the scene in relatively rapid succession.
  • the generation, storage, and transfer of photocharge schematically illustrated for the portion of example column 21 shown in Figs. 1B-1D is representative of what may occur simultaneously in all columns 21 of MUMIT-CCD during operation in the holistic mode to image the scene.
  • the portion of example column 21 shown in Figs. 1B-1D and figures that follow may be referred to as column 21 or example column 21.
  • Fig. 1B schematically shows an example column 21 of pixels 30 during a first exposure period of MUMIT-CCD when controller 26 ( Fig. 1A ) controls MUMIT-CCD 20 to generate and acquire photocharge for a first of two images of the scene.
  • Controller 26 has applied a voltage V ON to the substrate of MUMIT-CCD 20, a voltage V g++ to storage capacitor 42, and optionally a negative voltage V g- to storage capacitors 41, 43, 44, and 45 in each pixel 30.
  • V ON to the substrate of MUMIT-CCD 20
  • V g++ to storage capacitor 42
  • V g- negative voltage
  • a horizontal block arrow 201 indicates transfer of photocharge from photodiode 32 in each pixel 30 in column 21 to the pixel's storage capacitor 42.
  • Photocharge accumulated in storage capacitor 42 of each pixel 30 during the first exposure period is schematically represented by a hatching pattern shading the storage capacitors.
  • controller 26 transfers the accumulated photocharge in each pixel from the pixel's storage capacitor 42 to the pixel's storage capacitor 44.
  • the controller transfers photocharge from storage capacitors 42 to storage capacitors 44 by applying a "Sequence A" of optionally four voltage configurations, VC1, VC2, VC3, and VC4, to storage capacitors 41-45.
  • the voltages in the configurations are given in the following TABLE A, in which rows in the table are labeled by the voltage configuration identifiers, VC1, VC2, VC3, and VC4, and the columns in the table are labeled by the storage capacitor labels 41-45.
  • symbols ++, +, and - respectively represent applied voltages V g++ , V g+ , and V g- , discussed above.
  • a voltage in a cell of TABLE A located at an intersection of a row labeled by a given voltage configuration and a column labeled by a label of a given storage capacitor is the voltage that controller 26 applies to the given storage capacitor when applying the given voltage configuration to storage capacitors 41-45.
  • TABLE A 41 42 43 44 45 VC1 - ++ - - - VC2 - + + - - VC3 - - + + - VC4 - - - + -
  • controller 26 initiates a second exposure period, which may have duration different from that of the first exposure period.
  • controller 26 again applies a voltage V g++ to storage capacitor 42 in each pixel 30 to accumulate for the second image of the scene photocharge generated by the pixel's photodiode 32 responsive to light from the scene.
  • Fig. 1C schematically shows example column 21 during the second exposure period.
  • Small vertical block arrows 202 in Fig. 1C represent transfer of photocharge accumulated in storage capacitors 42 during the first exposure period to storage capacitors 44.
  • a horizontal block arrow 201 in each pixel 30 of column 21 indicates transfer of photocharge during the second exposure period from the pixel's photodiode 32 to the pixel's storage capacitor 42.
  • An amount of photocharge accumulated in storage capacitor 42 of each pixel 30 during the second exposure period is schematically represented by shading of storage capacitors 42 with a hatching pattern different from that representing photocharge accumulated during the first exposure period.
  • controller 26 applies voltages to storage capacitors 41-45 to transfer the photocharge accumulated in storage capacitors 42 and 44 in pixels 30 vertically "downwards” to deposit the photocharge into readout capacitors 24 in readout row 23 for subsequent transfer to, and conversion by readout amplifier 25 to readout voltages.
  • the controller transfers photocharge from storage capacitors 42 and 44 vertically to readout capacitor row 23 by repeatedly applying a Sequence B of voltage configurations, VC1, VC2, VC3, ...,VC11, shown in a TABLE B below, to storage capacitors 41-45.
  • Fig. 1D schematically shows column 21 after a first application of voltage Sequence B to storage capacitors 41-44, which transfers photocharge in storage capacitors 42 and 44 in example column 21 shown in Fig. 1C , and in all columns 21 of MUMIT-CCD 20, vertically downwards by two storage capacitors in a direction indicted by a block arrow 203.
  • photocharge in the bottommost capacitor 44 in Fig. 1C which was accumulated during the first exposure period of MUMIT-CCD 20, is deposited into a readout capacitor 24.
  • photocharge from the bottommost storage capacitor 44 in all columns 21 in MUMIT-CCD 20 may be deposited in readout capacitors 24 of row 23.
  • controller 26 transfers the amounts of photocharge in the readout capacitors horizontally along readout row 23 from readout capacitor 24 to readout capacitor 24 to sequentially deposit each photocharge into readout capacitor 27.
  • the readout amplifier converts each amount of photocharge deposited in readout capacitor 27 to a readout voltage which is stored as data in a first frame of MUMIT-CCD 20 that may be used to provide the first image of the scene.
  • Readout voltages for all of the bottommost storage capacitors 44 provides data for a row of image pixels in the first image of the scene.
  • Horizontal transfer of photocharge in readout capacitor 24 comprised in example column 21 shown in Fig. 1D is indicated by a block arrow 204 and may be accomplished by any suitable application of voltages known in the art to the readout capacitors.
  • a time required to readout a photosensor after exposure to light from a scene may be relatively long.
  • a practical readout time for a 1 megapixel photosensor may be as long as 25-30 ms (milliseconds). Therefore a photosensor operating in a conventional mode to acquire two images of a scene by reading out the photosensor following each exposure period to light from the scene, may reasonably be expected to acquire the second image delayed from the first image by a relatively long time delay that might be as much as 30ms.
  • a MUMIT-CCD photosensor 20 operating in the holistic mode described above initiates a second exposure period substantially at a time at which the first exposure period ends, or at most following a delay that is less than a time it requires controller 26 to transfer photocharge in a pixel 30 from storage capacitor 42 to storage capacitor 44.
  • controller 26 to transfer photocharge in a pixel 30 from storage capacitor 42 to storage capacitor 44.
  • MUMIT-CCD 20 sequentially acquires photocharge for two frames of a scene and thereby two images of the scene in rapid succession with a delay between images less than about 2ms.
  • Figs. 2A-2E illustrate MUMIT-CCD 20 operating in an equal partition mode to acquire four images of a scene in rapid succession responsive to light from the scene incident on the photosensor during four exposure periods, in accordance with an embodiment of the disclosure. It is noted that exposure periods in one or more pairs of the four exposure periods may have different durations.
  • controller 26 allocates a first half of pixels 30 in MUMIT-CCD 20 to register light from the scene and a second non-overlapping half of the pixels to store photocharge registered by pixels in the first half.
  • Each Fig. 2A-2E schematically shows an example column 21 of pixels in MUMIT-CCD 20 photosensor shown in Fig.
  • the first half of pixels 30 allocated to register light is indicated by a numeral 91 and the second half of pixels 30 allocated to store photocharge generated by pixels 30 in half 91 is indicated by a dotted boundary 92, which numeral 92 is used to reference the second half.
  • Controller 26 controls pixels 30 in first half 91 of pixels 30 similarly to the manner in which controller 26 controls pixels 30 when operating MUMIT-CCD 20 in the holistic mode show in Figs. 1B-1D to acquire two images of a scene.
  • controller 26 applies voltage to electrodes only in pixels 30 comprised in first half 91 to generate and accumulate photocharge in storage capacitors 42 for the first of the four images of the scene.
  • Storage capacitors 42 in Fig. 2A are shaded by a first hatching to indicate photocharge accumulated for the first image.
  • Controller 26 then shifts photocharge accumulated in storage capacitors 42 during the first exposure period to storage capacitors 44, optionally applying to storage capacitors 41-45 a sequence of voltage configurations shown in TABLE A to accomplish the shift.
  • controller 26 controls pixels 30 in first half 91 to accumulate photocharge in storage capacitors 42 for the second of the four images. Photocharge accumulated in storage capacitors 42 during the second exposure period is indicated by shading of storage capacitors with a hatching different from that representing photocharge accumulated during the first exposure period.
  • pixels 30 in first half 91 have accumulated photocharge for first and second images of the scene, and pixels 30 in second half 92 are optionally devoid of photocharge and controller 26, as indicated by a block arrow 206 vertically transfers the photocharge accumulated in the pixels in the first half to pixels 30 in second half 92.
  • controller 26 accomplishes the vertical transfers of the photocharge by applying voltage Sequence B to transfer gates 41-45 in pixels 30.
  • Fig. 2C schematically shows example column 21 after photocharge stored in storage capacitors 42 and 44 in first half 91 has been transferred to pixels 30 in second half 92.
  • controller 26 operates pixels 30 in first half 91 to accumulate photocharge during third and fourth exposure periods in storage capacitors 42 and 44 for third and fourth images respectively of the scene. Quantities of photocharge accumulated by pixels 30 in first half 91 during the third and fourth exposure periods are indicated by shading of storage capacitors with unique hatchings.
  • Fig. 2D schematically shows example column 21 after controller 26 has controlled MUMIT-CCD 20 to accumulate photocharge during four consecutive exposure periods and is about to readout the photocharge.
  • Fig. 2E shows example column 21 after controller 26 has begun to readout the photocharge and amounts of photocharge shown in example column 21 have been transferred downward towards row 23 of readout pixels 24 by two storage capacitors.
  • controller 26 applies voltage configurations Sequence B to transfer vertically downward towards row 23.
  • MUMIT-CCD 20 Operating in the equal partition mode MUMIT-CCD 20 accumulates photocharge for four frames of a scene and thereby four images of the scene during four consecutive exposure periods for which there is substantially no delay between an end of one exposure period and beginning of a next exposure period. The photocharge accumulated during all four exposure periods is read out in a single readout period.
  • Figs. 3A-3E schematically illustrate the MUMIT-CCD 20 operating in a 2/3-1/3 compression mode, for which controller 26 allocates two thirds of the pixels to generate photocharge responsive to light from a scene, and one third of the pixels to store in a compressed format the photocharge generated by the two thirds of the pixels.
  • Each Fig. 3A-3E schematically shows an example column 21 of pixels 30 in MUMIT-CCD 20 during operation in the 2/3-1/3 compression mode at a different stage of generation of photocharge to register light from a scene incident on the photosensor and acquire three images of the scene in relatively rapid succession.
  • the 2/3 portion of pixels 30 allocated to register light is indicated by a numeral 93 and the 1/3 portion of pixels 30 allocated to store photocharge generated by pixels in 2/3 portion 93 is indicated by a dotted boundary labeled 94, which numeral 94 is used to reference the 1/3 portion.
  • a boundary between 2/3 portion 93 and 1/3 portion 94 is indicated by a line 130.
  • An upper boundary pixel 30 that lies in 2/3 portion and is adjacent to boundary 130 is labeled 131.
  • a lower boundary pixel 30 that lies in 1/3 portion 94 and is adjacent to boundary 130 is labeled 132.
  • controller 26 operates pixels in 2/3 portion 93 to accumulate photocharge in storage capacitors 42 during a first exposure period of MUMIT-CCD 20 similarly to the manner in which controller 26 operates MUMIT-CCD 20 in the holistic and equal partition modes described above to accumulate photocharge for a first image of a scene.
  • the controller applies a sequence of voltage configuration to storage capacitors 41-45 to transfer, as indicated by a block arrow 206, photocharge accumulated during the first exposure period to storage capacitors in 1/3 portion 94 of pixels 30 and store the transferred photocharge in storage capacitors 41-45 in the pixels in 1/3 portion 94 in a compressed format shown in Fig. 3B .
  • Transfer and compression may be performed by applying, optionally voltage Sequence A to storage capacitors 41-45 in all pixels 30 in example column 21 (and in MUMIT-CCD 20) to vertically transfer the photocharge downwards by a "distance" of five storage capacitors towards readout pixel row 23.
  • Application of Sequence A transfers photocharge in a storage capacitor 42 of boundary pixel 131 into storage capacitor 42, of boundary pixel 132.
  • Voltage Sequence A may then repeatedly be applied only to storage capacitors 41-45 in 2/3 portion 93 to transfer photocharge in 2/3 portion 93 downwards by three storage capacitors so that photocharge is located in storage capacitor 45 of border pixel 131.
  • Voltage configurations Series B may then be applied to all pixels 30 to move all the photocharge in MUMIT-CCD 20 vertically downwards by two storage capacitors.
  • Voltage Sequence A may then be applied to all pixels 30 in 2/3 portion 93 to move photocharge in the 2/3 portion downwards two storage capacitors.
  • Sequence B may then be applied to move all photocharge in MUMIT-CCD 20 three storage capacitors down. The application of Sequence A and Sequence B may then be repeated until all photocharge in 2/3 portion 93 is transferred to 1/3 portion 94 as schematically shown in Fig. 3B .
  • controller 26 operates pixels in 2/3 portion 93 to accumulate photocharge during second and third exposure periods in storage capacitors 44 and 42 respectively as schematically shown in Figs. 3C and 3D .
  • photocharge from the first exposure period is located in pixels 30 in 1/3 portion 94 and photocharge from the second and third exposure periods is located in 2/3 portion 93 and controller 26 operates to readout all the accumulated photocharge.
  • Fig. 3E schematically shows an initial step in reading out MUMIT-CCD 20 in the 2/3-1/3 compression mode. It is noted that exposure periods in one or more pairs of the three exposure periods during operation in the 2/3-1/3 compression mode may have different durations.
  • Figs. 4A-4F schematically illustrate MUMIT-CCD 20 operating in a 2/3-1/3 partial readout mode, for which controller 26 allocates two thirds of the pixels to generate photocharge responsive to light from a scene, one third of the pixels to store the generated photocharge, and reads out pixels in the one third between exposure periods to acquire four images of the scene in relatively rapid succession.
  • Each Fig. 4A-4F schematically shows an example column 21 of pixels 30 in MUMIT-CCD 20 during operation in the 2/3-1/3 partial readout mode at a different stage of generation of photocharge to register light from a scene incident on the photosensor and acquire four images of the scene in relatively rapid succession.
  • the 2/3 portion of pixels 30 allocated to register light is indicated by a numeral 93 and the 1/3 portion of pixels 30 allocated to store photocharge generated by pixels in 2/3 portion 93 is indicated by a dotted boundary labeled 94.
  • Figs. 4A and 4B schematically illustrate controller 26 controlling pixels 30 in 2/3 portion 93 to accumulate photocharge during first and second exposure periods to provide two images of the scene in a manner similar to that shown and discussed with reference to Figs. 2A and 2B .
  • controller 26 transfers, as indicated by block arrow 203, optionally without compression, one half of the photocharge accumulated during the first and second exposure periods to pixels 30 in 1/3 portion 94.
  • Fig. 4C schematically shows example pixel column 21 after photocharge has been transferred without compression to pixels 30 in 1/3 portion.
  • Controller 26 then reads out, as indicated by a block arrow 207, pixels 30 in 1/3 portion 94 providing half the data for frames useable to provide first and second images of the scene and emptying out the pixels as schematically shown in Fig. 4D .
  • controller 26 transfers the remaining photocharge accumulated during the first and second exposure periods to pixels 30 in 1/3 portion 94 and operates pixels 30 in 2/3 portion 93 to accumulate photocharge in storage capacitors 42 of the pixels during a third exposure period to light from the scene.
  • the controller transfers the photocharge accumulated in storage capacitors 42 during the third exposure period to storage capacitors 44 in pixels 30 in 2/3 portion 93 and controls the pixels to accumulate photocharge in storage capacitors 42 during a fourth exposure period to light from the scene.
  • 4E schematically shows example column 21 of pixels 30 at the end of the fourth exposure period having photocharge accumulated during the third and fourth exposure periods stored in storage capacitors 42 and 44 of pixels 30 in 2/3 portion 93 and photocharge accumulated during the first and second exposure periods from some of pixels 30 in 2/3 portion 93 stored in pixels 30 in 1/3 portion 94.
  • Controller 26 reads out the photocharge shown in Fig. 4E to provide frames for third and fourth images of the scene and complete frames for the first and second images.
  • MUMIT-CCD 20 acquires four images of a scene in relatively rapid succession responsive to light from the scene respectively registered during four exposure periods.
  • the second and fourth exposure periods begin with substantially no delay following times at which the first and third exposure periods respectively, end, and the third exposure period begins at a time delayed from a time at which the second exposure period ends by one third of a readout period of MUMIT-CCD 20. It is noted that exposure periods in one or more pairs of the four exposure periods during operation in the 2/3-1/3 partial readout mode may have different durations.
  • a MUMIT-CCD photosensor in accordance with an embodiment of the disclosure may advantageously be comprised as a component in any of various cameras that may find it advantageous to acquire a plurality of images of a scene, optionally under different exposure periods.
  • a MUMIT-CCD may be comprised in a time of flight (TOF) range camera, which typically acquires three or more images of a scene during respective exposure periods having different durations to determine distances to features in the scene.
  • a MUMIT-CCD may be used in a high dynamic range (HDR) camera, which acquires a plurality of images of a scene using different exposure periods and combines the images to produce an image exhibiting an enhanced range of luminosity.
  • a camera comprising a MUMIT-CCD may operate to provide functionalities of a TOF range camera and an HDR camera to provide range images keyed to high dynamic range luminosity images of a scene.
  • a multimode interline charge coupled device (MUMIT-CCD) photosensor operable to image a scene
  • the MUMIT-CCD comprising: an array of light sensitive pixels each configured to accumulate photocharge responsive to light incident on the pixel; and a controller configured to operate the array in a partition mode in which the controller allocates a first portion of the pixels to accumulate photocharge responsive to light from a scene incident on the array during a plurality of exposure periods and allocates a second portion of the pixels to store photocharge accumulated by pixels in the first portion to provide a plurality of images of the scene greater than two.
  • the controller is configured to operate the array in a holistic mode in which the controller control all the light sensitive pixels to accumulate photocharge responsive to light from a scene incident on the array during at least one exposure period to provide an image of the scene. Additionally or alternatively the controller may be configured to read out photocharge generated during each of the exposure periods during a same readout period.
  • the first and second portions comprise a same number of the pixels.
  • the number of the plurality of exposure periods is equal to four.
  • the controller is configured to transfer photocharge accumulated by pixels in the first portion during first and second exposure periods of the four exposure periods for storage in pixels in the second portion.
  • the controller is optionally, configured to readout photocharge accumulated during all of the four exposure periods during the same readout period.
  • photocharge accumulated during third and fourth exposure periods of the four exposure periods is located in pixels in the first portion.
  • the first portion of the pixels comprises 2/3 of the pixels and the second portion of the pixels comprises 1/3 of the pixels.
  • the number of the plurality of exposure periods is equal to three.
  • the controller transfers the photocharge accumulated by pixels in the first portion during a first of the three exposure periods to pixels in the second portion and stores the transferred photocharge in the pixels in the second portion in a compressed format.
  • the controller may be configured to readout photocharge accumulated during all of the three exposure periods during the same readout period to provide three images of the scene. At a time at which the same readout period begins, photocharge accumulated during second and third exposure periods of the three exposure periods may be located in pixels in the first portion.
  • the controller is configured to: between second and third exposure periods of the four exposure periods transfer photocharge accumulated by a first half of the pixels in the first portion to the pixels in the second portion; readout the photocharge transferred to the pixels in the second portion; transfer photocharge accumulated by a second half of the pixels in the first portion to the pixels in the second portion; and following a fourth exposure period of the four exposure periods readout in the same readout period the photocharge accumulated by the second half of the pixels transferred to pixels in the second portion, and photocharge accumulated by pixels in the first portion during the third and fourth exposure periods.
  • exposure periods in a pair of exposure periods chosen from the plurality of exposure periods have different durations.
  • each of the light sensitive pixels in the array comprises a photodiode configured to generate photocharge responsive to light incident on the pixel and a plurality of storage capacitors configured to receive and accumulate photocharge generated by the photodiode.
  • the number of the plurality of storage capacitors is equal to five.
  • a camera comprising: a MUMIT-CCD in accordance with an embodiment of the disclosure; and optics that collects and focuses light from a scene onto the array of light sensitive pixels.
  • the camera may, by way of example, be a time of flight range camera or a high dynamic range imaging camera.
  • each of the verbs, "comprise” “include” and “have”, and conjugates thereof, are used to indicate that the object or objects of the verb are not necessarily a complete listing of components, elements or parts of the subject or subjects of the verb.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Solid State Image Pick-Up Elements (AREA)

Claims (14)

  1. Photodétecteur (20) formant dispositif à couplage de charge interligne multimode, MUMIT-CCD, pouvant fonctionner pour imager une scène, le MUMIT-CCD comprenant :
    un réseau de pixels sensibles à la lumière (30) configurés chacun pour accumuler une photocharge en réponse à une lumière incidente sur le pixel, chaque pixel comprenant une photodiode (32) configurée pour générer une réponse de photocharge à une lumière incidente sur le pixel et une pluralité de condensateurs de stockage (41, 42, 43, 44, 45) configurés pour recevoir et accumuler la photocharge générée par la photodiode; dans lequel ladite pluralité de condensateurs de stockage de pixels (32) situés dans une colonne de pixels (21) sont connectés et sont configurés pour transférer verticalement une photocharge de la colonne de pixels vers une rangée de lecture (23) ; et dans lequel le réseau de pixels est divisé dans une direction verticale en une première partie de pixels (91) et une seconde partie de pixels (92) ; et
    un dispositif de commande (26) configuré pour exploiter le réseau dans un mode de partition dans lequel le dispositif de commande :
    commande chaque pixel dans la première partie (91) pour générer une photocharge en réponse à de la lumière d'une scène incidente sur le réseau pendant au moins trois périodes d'exposition, et commande les tensions appliquées à la pluralité de condensateurs de stockage de pixels dans les première et seconde parties (91, 92) pour transférer et stocker une photocharge résultant de différentes périodes d'exposition dans différents condensateurs de stockage des première et seconde parties, en stockant ainsi plus de deux images de la même scène dans le capteur d'image,
    dans lequel, pour stocker la photocharge résultant de différentes périodes d'exposition dans des pixels de la première partie (91), le dispositif de commande commande, à la fin d'une période d'exposition, les tensions appliquées à la pluralité de condensateurs de stockage de chaque pixel de la première partie afin de transférer verticalement une photocharge stockée dans un condensateur de stockage à un autre condensateur de stockage du pixel,
    dans lequel pour stocker la photocharge, accumulée par des pixels dans la première partie (91), dans les pixels de la seconde partie (92), le dispositif de commande commande, à la fin d'une période d'exposition, les tensions appliquées aux condensateurs de stockage du capteur d'image pour transférer verticalement en même temps la photocharge stockée dans les condensateurs de stockage de la première partie (91) et pour stocker la photocharge transférée dans des condensateurs de stockage différents de la seconde partie (92), et
    dans lequel il n'y a pratiquement pas de délai entre la fin d'une période d'exposition et le début de la période d'exposition suivante.
  2. MUMIT-CCD selon la revendication 1, dans lequel le dispositif de commande est configuré pour lire une photocharge générée pendant chacune des périodes d'exposition pendant une même période de lecture.
  3. MUMIT-CCD selon l'une quelconque des revendications précédentes, dans lequel les première et seconde parties (91, 92) comprennent un même nombre des pixels.
  4. MUMIT-CCD selon la revendication 3, dans lequel le nombre de la pluralité de périodes d'exposition est égal à quatre.
  5. MUMIT-CCD selon la revendication 4, dans lequel le dispositif de commande est configuré pour transférer une photocharge accumulée par des pixels dans la première partie pendant des première et deuxième périodes d'exposition des quatre périodes d'exposition pour un stockage dans des pixels dans la seconde partie.
  6. MUMIT-CCD selon la revendication 5, dans lequel le dispositif de commande est configuré pour lire une photocharge accumulée pendant la totalité des quatre périodes d'exposition pendant la même période de lecture.
  7. MUMIT-CCD selon la revendication 6, dans lequel, au moment où la même période de lecture commence, une photocharge accumulée pendant les troisième et quatrième périodes d'exposition des quatre périodes d'exposition est située dans des pixels dans la première partie.
  8. MUMIT-CCD selon la revendication 1 ou la revendication 2, dans lequel la première partie (93) des pixels comprend 2/3 des pixels et la seconde partie des pixels comprend 1/3 (94) des pixels.
  9. MUMIT-CCD selon la revendication 8, dans lequel le nombre de la pluralité de périodes d'exposition est égal à trois.
  10. MUMIT-CCD selon la revendication 9, dans lequel le dispositif de commande transfère la photocharge accumulée par des pixels dans la première partie pendant une première des trois périodes d'exposition à des pixels dans la seconde partie et stocke la photocharge transférée dans les pixels dans la seconde partie dans un format compressé.
  11. MUMIT-CCD selon la revendication 10, dans lequel le dispositif de commande est configuré pour lire une photocharge accumulée pendant toutes les trois périodes d'exposition pendant la même période de lecture pour fournir trois images de la scène.
  12. MUMIT-CCD selon la revendication 11, dans lequel au moment où la même période de lecture commence, la photocharge accumulée pendant les deuxième et troisième périodes d'exposition des trois périodes d'exposition est située dans des pixels dans la première partie.
  13. MUMIT-CCD selon la revendication 8, dans lequel le nombre de la pluralité de périodes d'exposition est égal à quatre.
  14. MUMIT-CCD selon la revendication 13, dans lequel le dispositif de commande est configuré pour :
    entre les deuxième et troisième périodes d'exposition des quatre périodes d'exposition, transférer une photocharge accumulée par une première moitié des pixels de la première partie vers des pixels de la seconde partie ;
    lire la photocharge transférée aux pixels dans la seconde partie ;
    transférer une photocharge accumulée par une seconde moitié des pixels dans la première partie vers des pixels dans la seconde partie ; et
    à la suite d'une quatrième période d'exposition des quatre périodes d'exposition, lire dans la même période de lecture la photocharge accumulée par la seconde moitié des pixels transférés à des pixels dans la seconde partie, et la photocharge accumulée par des pixels dans la première partie au cours des troisième et quatrième périodes d'exposition.
EP16791275.7A 2015-11-17 2016-10-28 Photodétecteur multimode Active EP3378225B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/943,436 US9979905B2 (en) 2015-11-17 2015-11-17 Multimode photosensor
PCT/US2016/059373 WO2017087137A1 (fr) 2015-11-17 2016-10-28 Photodétecteur multimode

Publications (2)

Publication Number Publication Date
EP3378225A1 EP3378225A1 (fr) 2018-09-26
EP3378225B1 true EP3378225B1 (fr) 2019-11-20

Family

ID=57233962

Family Applications (1)

Application Number Title Priority Date Filing Date
EP16791275.7A Active EP3378225B1 (fr) 2015-11-17 2016-10-28 Photodétecteur multimode

Country Status (4)

Country Link
US (1) US9979905B2 (fr)
EP (1) EP3378225B1 (fr)
CN (1) CN108496361B (fr)
WO (1) WO2017087137A1 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10991281B2 (en) * 2016-02-22 2021-04-27 Dolby Laboratories Licensing Corporation Apparatus and method for encoding high frame rate content in standard frame rate video using temporal interlacing
US10917626B2 (en) 2016-11-23 2021-02-09 Microsoft Technology Licensing, Llc Active illumination 3D imaging system
WO2018186302A1 (fr) * 2017-04-05 2018-10-11 株式会社ニコン Élément de capture d'image et dispositif de capture d'image
US10430958B2 (en) 2017-07-11 2019-10-01 Microsoft Technology Licensing, Llc Active illumination 3D zonal imaging system
US10901073B2 (en) 2017-07-11 2021-01-26 Microsoft Technology Licensing, Llc Illumination for zoned time-of-flight imaging
US10598936B1 (en) * 2018-04-23 2020-03-24 Facebook Technologies, Llc Multi-mode active pixel sensor
CN110007289B (zh) * 2019-03-21 2021-09-21 杭州蓝芯科技有限公司 一种基于飞行时间深度相机的运动伪差减小方法

Family Cites Families (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4322752A (en) 1980-01-16 1982-03-30 Eastman Technology, Inc. Fast frame rate sensor readout
JPH0644823B2 (ja) 1986-08-22 1994-06-08 日本ビクター株式会社 固体撮像装置
JPH01106676A (ja) 1987-10-20 1989-04-24 Mitsubishi Electric Corp 固体イメージセンサ
JPH02309877A (ja) 1989-05-25 1990-12-25 Sony Corp 固体撮像装置
US5060245A (en) 1990-06-29 1991-10-22 The United States Of America As Represented By The Secretary Of The Air Force Interline transfer CCD image sensing apparatus
EP0603593B1 (fr) 1992-12-23 1998-01-21 Eastman Kodak Company Equilibrage automatique du gain et du décalage de chaque canal pour des caméras vidéo utilisant des capteurs multicanaux
US5430481A (en) 1994-03-30 1995-07-04 Texas Instruments Incorporated Multimode frame transfer image sensor
JP3062010B2 (ja) 1994-07-28 2000-07-10 日本電気株式会社 固体撮像装置
US5796433A (en) 1996-03-20 1998-08-18 Loral Fairchild Corp. Multiple-frame CCD image sensor with overlying photosensitive layer
GB2313186A (en) 1996-05-09 1997-11-19 Nac Inc Charge-transfer device for imaging
JP3914691B2 (ja) 2000-06-21 2007-05-16 松下電器産業株式会社 Ｖｔｒ一体型撮像装置
US20020141002A1 (en) * 2001-03-28 2002-10-03 Minolta Co., Ltd. Image pickup apparatus
JP4483293B2 (ja) * 2002-03-20 2010-06-16 ソニー株式会社 固体撮像装置およびその駆動方法
JP2004128584A (ja) * 2002-09-30 2004-04-22 Minolta Co Ltd 撮像装置
EP1592236A1 (fr) * 2003-01-29 2005-11-02 Olympus Corporation Appareil transformateur d'image
JP3933095B2 (ja) * 2003-05-30 2007-06-20 ソニー株式会社 撮像装置及び撮像方法
US20050103979A1 (en) * 2003-11-13 2005-05-19 Photo Research, Inc. Temporal source analysis using array detectors
US7385638B2 (en) * 2004-04-28 2008-06-10 Eastman Kodak Company Image sensor for still or video photography
US7522205B2 (en) 2004-09-10 2009-04-21 Eastman Kodak Company Image sensor with charge multiplication
US7508436B2 (en) * 2005-06-29 2009-03-24 Eastman Kodak Company Method for capturing a sequence of images in close succession
KR20070006982A (ko) * 2005-07-09 2007-01-12 삼성전자주식회사 수광 효율이 향상된 독출 소자 공유 이미지 센서
US7636119B2 (en) * 2005-12-21 2009-12-22 Eastman Kodak Company Image sensor for still or video photography
US7796174B1 (en) 2006-04-25 2010-09-14 Ball Aerospace & Technologies Corp. Hybrid imager
US7692706B2 (en) * 2006-07-20 2010-04-06 Eastman Kodak Company Charge summing in multiple output charge-coupled devices in an image sensor
JP2008193163A (ja) * 2007-01-31 2008-08-21 Sanyo Electric Co Ltd 固体撮像装置
US7884871B2 (en) 2007-06-15 2011-02-08 Aptina Imaging Corporation Images with high speed digital frame transfer and frame processing
US7855740B2 (en) * 2007-07-20 2010-12-21 Eastman Kodak Company Multiple component readout of image sensor
EP2063632A1 (fr) * 2007-11-20 2009-05-27 St Microelectronics S.A. Détecteur d'image avec plusieurs périodes d'intégration
CN101257581A (zh) * 2008-03-26 2008-09-03 香港应用科技研究院有限公司 感光传感器及图像捕捉装置
EP2296368B1 (fr) * 2008-06-04 2017-01-04 Shizuoka University Dispositif d'imagerie
JP5446282B2 (ja) * 2009-01-21 2014-03-19 ソニー株式会社 固体撮像素子およびカメラシステム
US8149303B2 (en) 2009-09-30 2012-04-03 Truesense Imaging, Inc. Methods for capturing and reading out images from an image sensor
US8576319B2 (en) * 2009-12-25 2013-11-05 Japan Atomic Energy Agency Image sensor, semiconductor device and image sensing method
CN101929859B (zh) 2010-04-29 2012-09-05 中国科学院紫金山天文台 一种基于图像全帧扫描的空间碎片检测方法
US8274100B2 (en) * 2010-07-29 2012-09-25 Truesense Imaging, Inc. CCD sensors with multiple contact patterns
JP5753020B2 (ja) * 2011-08-03 2015-07-22 ヤマハ発動機株式会社 部品実装装置
FR2986906B1 (fr) * 2012-02-15 2015-06-19 New Imaging Technologies Sas Structure de pixel actif a transfert de charge ameliore
JP5995457B2 (ja) * 2012-02-17 2016-09-21 キヤノン株式会社 撮像装置、撮像システム、および撮像装置の駆動方法。
US8791403B2 (en) * 2012-06-01 2014-07-29 Omnivision Technologies, Inc. Lens array for partitioned image sensor to focus a single image onto N image sensor regions
US8724003B2 (en) 2012-08-14 2014-05-13 Truesense Imaging, Inc. Multimode interline CCD imaging methods
US9247170B2 (en) * 2012-09-20 2016-01-26 Semiconductor Components Industries, Llc Triple conversion gain image sensor pixels
US9148601B2 (en) * 2012-09-26 2015-09-29 Teledyne Dalsa, Inc. CMOS TDI image sensor with rolling shutter pixels
JP2014075644A (ja) * 2012-10-02 2014-04-24 Canon Inc 撮像素子及びその駆動方法
US9851245B2 (en) 2012-11-06 2017-12-26 Microsoft Technology Licensing, Llc Accumulating charge from multiple imaging exposure periods
US8878255B2 (en) 2013-01-07 2014-11-04 Semiconductor Components Industries, Llc Image sensors with multiple output structures
JP6346479B2 (ja) * 2013-05-16 2018-06-20 キヤノン株式会社 撮像装置、撮像装置の制御方法及びプログラム
JP6374690B2 (ja) * 2014-04-01 2018-08-15 キヤノン株式会社 撮像装置及びその制御方法、プログラム、記憶媒体
JP6584059B2 (ja) * 2014-09-26 2019-10-02 キヤノン株式会社 撮像装置及びその制御方法、プログラム、記憶媒体
KR102263537B1 (ko) * 2014-09-30 2021-06-11 삼성전자주식회사 전자 장치와, 그의 제어 방법
US9723179B2 (en) * 2014-11-25 2017-08-01 Raytheon Company Time delay and integration (TDI) imaging sensor and method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
US9979905B2 (en) 2018-05-22
CN108496361B (zh) 2020-12-08
US20170142353A1 (en) 2017-05-18
EP3378225A1 (fr) 2018-09-26
CN108496361A (zh) 2018-09-04
WO2017087137A1 (fr) 2017-05-26

Similar Documents

Publication Publication Date Title
EP3378225B1 (fr) Photodétecteur multimode
JP6570384B2 (ja) 撮像装置及び撮像システム
CA2993732C (fr) Procede de commande d'un capteur d'image a pixels actifs
CN113658967B (zh) 光检测设备
US9654713B2 (en) Image sensors, methods, and pixels with tri-level biased transfer gates
US8427564B2 (en) Driving method for solid-state imaging apparatus, and image system
US8314376B2 (en) Solid-state imaging device, method for driving solid-state imaging device, and electronic apparatus
US8471315B1 (en) CMOS image sensor having global shutter pixels built using a buried channel transfer gate with a surface channel dark current drain
US10497737B2 (en) Enhanced dynamic range imaging
US10250828B1 (en) Global shutter image sensor with anti-blooming pixel and knee point self-calibration
US8723284B1 (en) Back side illuminated CMOS image sensor with global shutter storage gates stacked on top of pinned photodiodes
CN104917980A (zh) 固态成像设备和成像系统
CN102194842A (zh) 固体摄像器件
JP2525781B2 (ja) 固体撮像装置の駆動方法
KR20150016232A (ko) 촬상 소자, 구동 방법 및 전자 장치
JP6094086B2 (ja) 撮像素子及び撮像装置
CN115280501A (zh) 固体摄像装置、固体摄像装置的制造方法、及电子设备
JP2021068758A (ja) 固体撮像装置、固体撮像装置の製造方法、および電子機器
JP3718103B2 (ja) 固体撮像装置とその駆動方法、およびこれを用いたカメラ
US10477126B1 (en) Dual eclipse circuit for reduced image sensor shading
JP2006210680A (ja) 固体撮像素子
US8669510B2 (en) Imaging device in particular of the CMOS time delay and integration type
US8605181B2 (en) Pixel for correlated double sampling with global shutter
JP2002151673A (ja) 固体撮像素子
JPH0150156B2 (fr)

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: UNKNOWN

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20180509

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20190313

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20190531

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602016024786

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1205502

Country of ref document: AT

Kind code of ref document: T

Effective date: 20191215

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20191120

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200221

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200220

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200220

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200320

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200412

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1205502

Country of ref document: AT

Kind code of ref document: T

Effective date: 20191120

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602016024786

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20200821

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201028

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20201031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201031

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201031

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201028

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191120

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602016024786

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H04N0005372800

Ipc: H04N0025730000

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230429

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230920

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230920

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230920

Year of fee payment: 8