EP2467855A4 - Recuit de mémoire in situ - Google Patents

Recuit de mémoire in situ

Info

Publication number
EP2467855A4
EP2467855A4 EP10810328.4A EP10810328A EP2467855A4 EP 2467855 A4 EP2467855 A4 EP 2467855A4 EP 10810328 A EP10810328 A EP 10810328A EP 2467855 A4 EP2467855 A4 EP 2467855A4
Authority
EP
European Patent Office
Prior art keywords
memory device
memory
another
event
heated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP10810328.4A
Other languages
German (de)
English (en)
Other versions
EP2467855A1 (fr
Inventor
Ian Shaeffer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rambus Inc
Original Assignee
Rambus Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rambus Inc filed Critical Rambus Inc
Publication of EP2467855A1 publication Critical patent/EP2467855A1/fr
Publication of EP2467855A4 publication Critical patent/EP2467855A4/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/349—Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles
    • G11C16/3495—Circuits or methods to detect or delay wearout of nonvolatile EPROM or EEPROM memory devices, e.g. by counting numbers of erase or reprogram cycles, by using multiple memory areas serially or cyclically
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1009—Address translation using page tables, e.g. page table structures
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
    • G11C16/16—Circuits for erasing electrically, e.g. erase voltage switching circuits for erasing blocks, e.g. arrays, words, groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/04—Arrangements for writing information into, or reading information out from, a digital store with means for avoiding disturbances due to temperature effects
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G06F2212/1024—Latency reduction
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Hardware Redundancy (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
EP10810328.4A 2009-08-21 2010-06-29 Recuit de mémoire in situ Withdrawn EP2467855A4 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US23596409P 2009-08-21 2009-08-21
US24347909P 2009-09-17 2009-09-17
PCT/US2010/040322 WO2011022123A1 (fr) 2009-08-21 2010-06-29 Recuit de mémoire in situ

Publications (2)

Publication Number Publication Date
EP2467855A1 EP2467855A1 (fr) 2012-06-27
EP2467855A4 true EP2467855A4 (fr) 2013-08-21

Family

ID=43607275

Family Applications (1)

Application Number Title Priority Date Filing Date
EP10810328.4A Withdrawn EP2467855A4 (fr) 2009-08-21 2010-06-29 Recuit de mémoire in situ

Country Status (5)

Country Link
EP (1) EP2467855A4 (fr)
JP (1) JP2013502647A (fr)
KR (1) KR20120059569A (fr)
CN (1) CN102576569A (fr)
WO (1) WO2011022123A1 (fr)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8824212B2 (en) 2011-05-02 2014-09-02 Macronix International Co., Ltd. Thermally assisted flash memory with segmented word lines
US9001590B2 (en) 2011-05-02 2015-04-07 Macronix International Co., Ltd. Method for operating a semiconductor structure
US8488387B2 (en) * 2011-05-02 2013-07-16 Macronix International Co., Ltd. Thermally assisted dielectric charge trapping flash
US8724393B2 (en) 2011-05-02 2014-05-13 Macronix International Co., Ltd. Thermally assisted flash memory with diode strapping
TWI508075B (zh) * 2011-06-09 2015-11-11 Macronix Int Co Ltd 熱協助介電電荷捕捉快閃記憶體
CN102831923B (zh) * 2011-06-14 2015-09-30 旺宏电子股份有限公司 热协助介电电荷捕捉闪存
TWI514387B (zh) * 2012-02-09 2015-12-21 Macronix Int Co Ltd 具有分段字線之熱輔助快閃記憶體
CN102662799B (zh) * 2012-04-13 2015-01-21 华为技术有限公司 数据备份的方法、服务器及热备份系统
US9348748B2 (en) 2013-12-24 2016-05-24 Macronix International Co., Ltd. Heal leveling
US9559113B2 (en) 2014-05-01 2017-01-31 Macronix International Co., Ltd. SSL/GSL gate oxide in 3D vertical channel NAND
KR102142590B1 (ko) 2014-06-16 2020-08-07 삼성전자 주식회사 저항성 메모리 장치 및 저항성 메모리 장치의 동작방법
US9792227B2 (en) * 2014-08-19 2017-10-17 Samsung Electronics Co., Ltd. Heterogeneous unified memory
WO2016051512A1 (fr) * 2014-09-30 2016-04-07 株式会社日立製作所 Système de stockage distribué
US9043638B1 (en) * 2014-11-14 2015-05-26 Quanta Computer Inc. Method for enhancing memory fault tolerance
US9563505B2 (en) * 2015-05-26 2017-02-07 Winbond Electronics Corp. Methods and systems for nonvolatile memory data management
US9836349B2 (en) 2015-05-29 2017-12-05 Winbond Electronics Corp. Methods and systems for detecting and correcting errors in nonvolatile memory
US10552320B2 (en) * 2016-04-01 2020-02-04 Intel Corporation Using a projected out of memory score to selectively terminate a process without transitioning to a background mode
KR20180058456A (ko) * 2016-11-24 2018-06-01 삼성전자주식회사 메모리를 관리하는 방법 및 장치.
CN110659226A (zh) * 2018-06-28 2020-01-07 晨星半导体股份有限公司 用以存取数据的方法以及相关电路
KR20200034499A (ko) * 2018-09-21 2020-03-31 삼성전자주식회사 메모리 장치와 통신하는 데이터 처리 장치 및 방법
KR20220150552A (ko) * 2021-05-04 2022-11-11 에스케이하이닉스 주식회사 반도체 메모리 장치 및 이의 동작 방법
US20230134957A1 (en) * 2021-10-29 2023-05-04 Macronix International Co., Ltd. 3d flash memory module chip and method of fabricating the same
CN114944354B (zh) * 2022-07-21 2022-09-27 江苏邑文微电子科技有限公司 晶圆退火设备的异常校验方法和装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060184718A1 (en) * 2005-02-16 2006-08-17 Sinclair Alan W Direct file data programming and deletion in flash memories
US20090125671A1 (en) * 2006-12-06 2009-05-14 David Flynn Apparatus, system, and method for storage space recovery after reaching a read count limit

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3561002B2 (ja) * 1994-05-18 2004-09-02 富士通株式会社 ディスク装置
JP2004310930A (ja) * 2003-04-08 2004-11-04 Renesas Technology Corp 不揮発性半導体記憶装置
US7092288B2 (en) * 2004-02-04 2006-08-15 Atmel Corporation Non-volatile memory array with simultaneous write and erase feature
US7072219B1 (en) * 2004-12-28 2006-07-04 Macronix International Co., Ltd. Method and apparatus for operating a non-volatile memory array
US7495954B2 (en) * 2006-10-13 2009-02-24 Sandisk Corporation Method for partitioned erase and erase verification to compensate for capacitive coupling effects in non-volatile memory
US8008643B2 (en) * 2007-02-21 2011-08-30 Macronix International Co., Ltd. Phase change memory cell with heater and method for fabricating the same
US7876621B2 (en) * 2007-04-23 2011-01-25 Sandisk Il Ltd. Adaptive dynamic reading of flash memories
KR101469831B1 (ko) * 2007-04-30 2014-12-09 삼성전자주식회사 향상된 읽기 성능을 갖는 멀티-레벨 상변환 메모리 장치 및그것의 읽기 방법
JP2009037670A (ja) * 2007-07-31 2009-02-19 Toshiba Corp フラッシュメモリ

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060184718A1 (en) * 2005-02-16 2006-08-17 Sinclair Alan W Direct file data programming and deletion in flash memories
US20090125671A1 (en) * 2006-12-06 2009-05-14 David Flynn Apparatus, system, and method for storage space recovery after reaching a read count limit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2011022123A1 *

Also Published As

Publication number Publication date
KR20120059569A (ko) 2012-06-08
EP2467855A1 (fr) 2012-06-27
WO2011022123A1 (fr) 2011-02-24
JP2013502647A (ja) 2013-01-24
CN102576569A (zh) 2012-07-11

Similar Documents

Publication Publication Date Title
EP2467855A4 (fr) Recuit de mémoire in situ
WO2014135978A3 (fr) Système de détection de fuite pour un système de refroidissement à liquide
MX2012005122A (es) Sistemas y metodos para la deteccion de fugas de refrigerante.
GB201319170D0 (en) Malware detection
IN2014MN02172A (fr)
GB201013374D0 (en) Remote controller and method used therein
GB201106516D0 (en) Method and system for controlling access
IN2012DN03161A (fr)
IN2014DE01355A (fr)
MX2011010290A (es) Deteccion de tacto en una superficie curveada.
EP2490126A4 (fr) Dispositif de gestion d'exploitation de système, procédé de gestion d'exploitation de système et support de stockage d'un programme
GB201100039D0 (en) Server, user device and malware detection method thereof
IN2014MN02024A (fr)
MX2014014330A (es) Sistemas, metodos y productos de programas informaticos para proporcionar un protocolo sin contacto.
EP2557484A4 (fr) Système de traitement d'informations, dispositif d'entrée de commande, dispositif de traitement d'informations, procédé de traitement d'informations, programme et support de mémorisation d'informations
WO2015020824A3 (fr) Gestion de connexions sans fil basée sur mouvement
WO2013076596A3 (fr) Appareil et procédés associés
JP2015012634A5 (fr)
TW200943173A (en) Display control device with automatic firmware update and update method thereof
WO2014154504A3 (fr) Dispositif et procédé avec un support présentant des structures de commutation
IL221454A0 (en) A memory with a function for detecting information enhancement, a method of locating information using memory, a device that includes memory, a method of locating information, a method for using memory and a memory address comparison circuit
GB2525831A (en) Prefetching for parent core in multi-core chip
PT2512327T (pt) Dispositivo portátil de deteção e discriminação e sistemas e aparelhos relacionados para deteção de hematoma
FR2991105B1 (fr) Procede de determination d'un etat d'energie d'un accumulateur electrochimique, dispositif, support et programme informatique
MX2015009039A (es) Detector de falla factible.

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20120321

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20130723

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 21/8239 20060101ALI20130717BHEP

Ipc: G11C 16/34 20060101AFI20130717BHEP

Ipc: H01L 27/115 20060101ALI20130717BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20140220