EP2059775A2 - Appareil, système et procédé d'identification d'une résistance dépendant de la température - Google Patents

Appareil, système et procédé d'identification d'une résistance dépendant de la température

Info

Publication number
EP2059775A2
EP2059775A2 EP07837780A EP07837780A EP2059775A2 EP 2059775 A2 EP2059775 A2 EP 2059775A2 EP 07837780 A EP07837780 A EP 07837780A EP 07837780 A EP07837780 A EP 07837780A EP 2059775 A2 EP2059775 A2 EP 2059775A2
Authority
EP
European Patent Office
Prior art keywords
voltage
identification
temperature sensing
temperature
detection port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP07837780A
Other languages
German (de)
English (en)
Other versions
EP2059775B1 (fr
Inventor
John Philip Taylor
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Wireless Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Wireless Corp filed Critical Kyocera Wireless Corp
Publication of EP2059775A2 publication Critical patent/EP2059775A2/fr
Application granted granted Critical
Publication of EP2059775B1 publication Critical patent/EP2059775B1/fr
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01K—MEASURING TEMPERATURE; MEASURING QUANTITY OF HEAT; THERMALLY-SENSITIVE ELEMENTS NOT OTHERWISE PROVIDED FOR
    • G01K1/00—Details of thermometers not specially adapted for particular types of thermometer
    • G01K1/02—Means for indicating or recording specially adapted for thermometers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01K—MEASURING TEMPERATURE; MEASURING QUANTITY OF HEAT; THERMALLY-SENSITIVE ELEMENTS NOT OTHERWISE PROVIDED FOR
    • G01K1/00—Details of thermometers not specially adapted for particular types of thermometer
    • G01K1/02—Means for indicating or recording specially adapted for thermometers
    • G01K1/026—Means for indicating or recording specially adapted for thermometers arrangements for monitoring a plurality of temperatures, e.g. by multiplexing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01K—MEASURING TEMPERATURE; MEASURING QUANTITY OF HEAT; THERMALLY-SENSITIVE ELEMENTS NOT OTHERWISE PROVIDED FOR
    • G01K7/00—Measuring temperature based on the use of electric or magnetic elements directly sensitive to heat ; Power supply therefor, e.g. using thermoelectric elements
    • G01K7/16—Measuring temperature based on the use of electric or magnetic elements directly sensitive to heat ; Power supply therefor, e.g. using thermoelectric elements using resistive elements

Definitions

  • the invention relates in general to temperature dependent resistive devices and more specifically to an apparatus, system, and method for identification with temperature dependent resistive devices.
  • TSEs temperature sensing elements
  • typical temperature dependent resistive devices such as thermistors may have resistances that are inversely proportional to temperature. By measuring the resistance of the thermistor, the temperature of the thermistor can be determined. As a result, temperatures of components and devices near the thermistor can also be determined or estimated.
  • Resistance sensing techniques are sometimes used as identification techniques to determine the identity of a device, module, or other peripheral unit that is connected to a main device or main assembly.
  • portable communication devices that accept more than one type of modular battery include a battery identification technique to determine the type of battery that is connected to the portable communication device.
  • some conventional portable communication devices that accept more than one type of modular battery include a temperature sensing mechanism that connects to circuits within the battery packs to determine temperature and to identify the battery module.
  • Each type of battery module includes thermistor circuits having different characteristics allowing the portable communication device to identify the particular battery module that is connected.
  • each thermistor circuit has a resistance to temperature relationship that is offset from relationships of other thermistor circuits within other types of battery modules.
  • Conventional systems are limited, however, in that the resistance-to-temperature relationships of different circuits typically overlap.
  • FIG. 1, for example, is a graphical illustration showing two curves 102, 104 representing the resistance vs.
  • the overlap region 106 results in ambiguous data since a measurement of a resistance within the overlap region is associated with both of the curves 102, 104.
  • the measurement may correspond to one type of battery module at a low temperature or another type of battery module at a higher temperature.
  • resistance R may correspond to a temperature of T1 if one battery module is used and a temperature of T2 if another battery is connected. This error could lead to catastrophic results. A battery could explode where a battery module is inaccurately identified and an incorrect charging scheme is applied.
  • the dynamic range and accuracy of the temperature measuring circuit is reduced as the number of identification devices is increased as well as requiring a unique voltage to temperature transfer function for each of the possible curves. In addition, these problems are exacerbated as the number of IDs is increased. Accordingly, there is a need for an apparatus, system and method for identification with temperature dependent resistive devices.
  • An apparatus, system, and method provide device identification and temperature sensing of a device with a temperature sensing circuit (TSC) within the device.
  • the TSC includes a temperature sensing element (TSE) connected in parallel with a voltage clamping network (VCN) that limits the voltage across the TSE to an identification voltage within an identification voltage range when the voltage is greater than or equal to a lower voltage of the identification voltage range.
  • VCN voltage clamping network
  • a first TSC may omit the VCN to provide a maximum identification voltage and other TSCs may include VCNs with lower identification voltage ranges.
  • FIG. 1 is a graphical illustration of a resistance to temperature relationship of two conventional identification and temperature sensing circuits.
  • FIG. 2 is a block diagram of a temperature sensing circuit (TSC) connected to a measuring temperature measuring and identification device (TMID device) in accordance with the exemplary embodiment.
  • TSC temperature sensing circuit
  • TMID device measuring temperature measuring and identification device
  • FIG. 3 is a graphical illustration of the voltage (V D p) at the detection port during measuring, diagnostic, and identification procedures. .
  • FIG. 4 is a schematic representation of an exemplary implementation of the temperature measuring and identification device (TMID device) where the voltage source, the voltage sensor, and the controller are implemented within a processor.
  • TMID device temperature measuring and identification device
  • FIG. 5 is a schematic representation of an equivalent circuit of a TMID device connected to a TSC that does not include a VCN.
  • FIG. 6 is a schematic representation of an equivalent circuit of a TMID device connected to a TSC having a VCN that includes only a voltage clamping device.
  • FIG. 8 is a block diagram of a plurality of temperature sensing circuits (TSCs) of an identification system including four identification values (IDs).
  • TSCs temperature sensing circuits
  • Each TSC 202 includes at least a temperature sensing element (TSE) 208.
  • At least one TSCs of a TSC set includes a voltage clamping network (VCN) 206 connected in parallel to the TSE 208.
  • VCN voltage clamping network
  • a linearization resistor (not shown in FIG. 2) is also connected in parallel to the TSE 208 in all of the TSCs in order linearize the temperature to resistance curves of the TSC 202.
  • the TMID device 204 connects to the TSC 202 through a connection interface 210 that includes at least a detector port 212.
  • the connection interface 210 may include any of numerous types of connectors, contacts, or electrical connection mechanisms to provide an electrical connection between the TMID device 204 and the TSC 202.
  • the exemplary connection interface 210 also includes a ground connector. Additional contacts may be used for other signals in some circumstances. As described below, each set of TSCs of the plurality of TSCs includes a different
  • the TMID device 204 includes a voltage source 214 connected to the detection port 212 through a limit resistor 216, a current source 218 connected to the detection port 212, and voltage sensor 220 connected to the detection port 212.
  • a controller 222 is configured to control the voltage source 214 and to receive a voltage measurement from the voltage sensor 220. Based on the voltage measurement and the status of the voltage source 214, the controller 222 determines the temperature of the TSE 208 and an ID of the TSC 200 from a plurality of IDs.
  • the voltage source 214, voltage sensor 220, and the controller 222 are implemented within a processor in the exemplary embodiment.
  • the current source 218 is any arrangement of components or devices that provide a known current to the detection port 212.
  • a bias resistor (not shown in FIG. 2) is connected to the voltage supply (Vdd) of the TMID device 204 to form the current source 218.
  • the TMID device 204 controls the voltage source 214 to switch the voltage source 214 on and off.
  • the voltage source 214 provides an output voltage in the "on” state and appears as a high impedance (open circuit) in the "off' state.
  • the current source 218 provides the only current to the detection port 212.
  • the voltage (VDP) measured by the voltage sensor 220 at the detection port 212 is processed by the controller 222 to determine the temperature of the TSE 208 or to determine that an error condition exists. Where the detected voltage is within a temperature measuring voltage range, the voltage (V D p) at the detection port corresponds to the resistance of the TSE 208 and the controller 222 calculates the temperature based on the detected voltage.
  • the voltage source 214 is turned off and the voltage (V D p) indicates a temperature or an error condition. If the voltage (V D p) is above an upper temperature measuring voltage (V UT M) 302 of the temperature measuring voltage range (VMR) 304, the controller 222 determines that no TSC 202 is connected to the TMID device 204. If the voltage (VDP) is at or near the supply voltage (Vdd) of the TMID device 204, for example, the voltage indicates that no current is flowing through the detection port 212 and that no circuit is connected to TMID device 204.
  • the controller 222 determines that something other than a valid and properly operating TSC is connected to the TMID device 204. For example, a voltage near zero can indicate a short circuited detection port 212 that may be due to a failed TSC or an invalid TSC device that is not intended to be connected to the TMID device 204. If the voltage is within the temperature measuring voltage range (V MR ) 304, the voltage (V D p) corresponds to a temperature of the TSE 202 where the temperature may be measured between a minimum temperature (T M IN) 310 and a maximum temperature (TM AX ) 312.
  • a measured voltage above the upper temperature measuring voltage (V UTM ) 302 is associated with one of at least two ID voltages or ID voltage ranges. The number of voltage IDs depends on the number of TSCs in the set of TSCs that may be connected to the TMID device 204.
  • the controller 222 determines the ID of the TSC 202 based on the voltage (V DP ) at the detection port 212.
  • the voltage source 214, current source 218, and limit resistor 216 are configured to provide a voltage above the upper temperature measuring voltage temperature (VU TM ) 302 when the voltage source 214 is on.
  • An example of a suitable scheme includes having one TSC that does not include a VCN and that results in a first ID voltage (VID1) that is near the maximum voltage 306 and that corresponds to a first (ID1), a second TSC that includes a VCN that limits the voltage near V UTM 302 to define a second ID (ID2), and additional TCSs that include VCNs that result in ID voltage ranges that are between the ID voltage (VID1) and the second ID voltage (VID2).
  • the maximum number of ID voltage ranges depends on the available voltage range between the V UTM and the maximum voltage 306 as well as the size of the ID voltage ranges.
  • the maximum voltage 306 is the voltage corresponding to the minimum temperature since the thermistor has a maximum resistance at the minimum temperature.
  • FIG. 3 illustrates an exemplary system that supports four IDs although any combination and number of ID voltages may be used to group TSCs into ID categories.
  • a first ID voltage 306 results when a first type TSC that does not include a VCN is connected to the TMID device 204 and the voltage source 214 is on.
  • a second ID voltage results within a voltage range 314 when a second type TSC that includes a VCN is connected to the TMID device 204 and the voltage source 214 is on.
  • ID voltages result within a third voltage range 316 and a fourth voltage range 318 when a third type TSC and a fourth type TSC are connected to the TMID device 204, respectively.
  • the controller 222 determines that the TSC connected to the TMID device has an ID corresponding to the ID voltage range. Therefore, the controller 222 determines that the TSC has one of four IDs for the scheme illustrated in FIG. 3. As discussed below, the IDs associated with an ID voltage range correspond to the TSCs that include VCNs.
  • the ID voltage resulting from a particular TSC may vary from a lower voltage to an upper voltage of the corresponding ID voltage range.
  • the second ID voltage range 314 includes a lower voltage (VID1.2) 320 and an upper voltage (VIDu 2 ) 322
  • the third ID voltage range 316 includes a lower voltage (VID1.3) 324 and an upper voltage (VID113) 326
  • the fourth ID voltage range 318 includes a lower voltage (VID L4 ) 328 and an upper voltage (VIDu 4 ) 330.
  • FIG. 4 is a schematic representation of an exemplary implementation 400 of the temperature measuring and identification circuit 100 where the voltage source 214, the voltage sensor 220, and the controller 222 are implemented within a processor 402.
  • the voltage source 214 is a general purpose input/output (GPIO) port 404 of a processor 402.
  • the processor may be any type of general purpose processor, application specific integrated circuit (ASIC), or other microprocessor or processor arrangement, that can perform the function described herein.
  • Code running on the processor 402 facilitates the functions of the controller 222 as well as other functions of the TMID device 204.
  • the controller 222 controls the GPIO port 404 to place the GPIO port in an output state and an input state.
  • the GPIO port 404 provides a voltage at or near the Vdd.
  • the GPIO port presents an open circuit to the detection port 212 through the limiting resistor (RLIM) 216.
  • An analog-to-digital converter (ADC) 406 measures the voltage (V D p) by providing the controller 222 a digital representation of the voltage (V D p) at the detection port 212.
  • a bias resistor (R BIAS ) 407 connected to the voltage supply (Vdd) provides the current source 218 for temperature measurement.
  • FIG. 4 illustrates a TSC that includes a linearization resistor (R UN ) 408, a TSE 208 and a VCN 206, where the TSE 208 is a thermistor 208 and the VCN 206 includes an identification resistor (R
  • the voltage clamping device 412 is a diode arrangement 412 that includes one or more diodes that have a forward voltage within a forward voltage range. The voltage range depends on the number and type of diodes. For example, a typical PN junction, silicon diode has a forward voltage of approximately 0.7 volts.
  • the GPIO port 404 is set to the "Off 1 state such that current may not flow into or out of R LIM 216. In this case, current may only be supplied by RBIAS 407 into the TSC 202.
  • the values of RBIAS 407, R L IN 408 and RTHERM 208 are selected such that at the minimum temperature where RTHERM will exhibit its maximum resistance, the voltage sensed by the ADC 220 and due to the resulting voltage divider formed between Vdd 405 and ground 403 is less than the forward voltage of the diode arrangement 412.
  • the resulting voltage will only be a factor of the temperature measurement components RBIAS 407, RUN 408 and RTHERM 208 which is sensed by ADC 406.
  • the ADC 406 converts the analog voltage measurement to a digital value that is processed by the controller 222 as a temperature measurement.
  • the processor 402 sets the GPIO port 404 to an output state that, in the exemplary embodiment, is powered from the same supply voltage Vdd 405 as the RBIAS resistor 406. Accordingly, the limit resistor 216 and the RB I AS resistor 407 form an equivalent parallel combination resistance that is in series with the resistance of TSC 202.
  • FIG. 5 is a schematic representation of an equivalent circuit 500 of a TMID device
  • FIG. 6 is a schematic representation of an equivalent circuit 600 of TMID device
  • the limit resistor, R LIM 216 and the bias resistor, R BIAS 407 form an equivalent parallel combination resistance R SE Q connected to Vdd 405. Because of the claming arrangement 412, the voltage into the ADC 406 does not rise to Vdd 405 as in the previous example but instead is clamped to the forward voltage of clamping arrangement 412 resulting in the lowest ID voltage range 314 of the ID voltage set. The resulting voltage is converted by ADC 406 as detailed above.
  • FIG. 7 is a schematic representation of an equivalent circuit of a TMID device 204 connected to TSC 202 having a VCN that includes a clamping arrangement 412 in series with an identification resistor (Rid) 410.
  • R LIM 216 and R BIAS 407 form an equivalent parallel combination resistance, RS E Q connected to Vdd 405. Because of the clamping arrangement 412, the voltage at the ADC 406 does not rise to Vdd 405 and because of the identification resistor, R
  • the identification resistor, RID 410 is selected such that it forms a voltage divider between Vdd 405 and the forward voltage of the diode arrangement 412 when in series with R SE Q 502.
  • the resulting voltage is converted by ADC 406 as detailed above.
  • the ID of the TSC may be changed by adjusting the value of R ID 410 such that a third ID voltage range 316 corresponds to a TSC 202 that has an R ID 410 of one value and a fourth ID voltage range 318 that has an R ⁇ 410 with another value.
  • the TSCs of the first set 810 include only a temperature sensing element 208 and a linearization resistor 408 and do not include a VCN. Accordingly, ID1 corresponds to the first voltage ID 306 shown in FIG. 3.
  • the TSCs of the second set 812 include a temperature sensing element 208, a linearization resistor 408, and a VCN 818 that includes a voltage clamping device 412.
  • the VCN 818 does not include an identification resistor 410.
  • the second ID corresponds to the second ID voltage range 314.
  • the TSCs of the third set 814 include a temperature sensing element 208, a linearization resistor 408, and a VCN 818 that includes a voltage clamping device 412 and an identification resistor 410 having a first ID resistance 822.
  • the third ID corresponds to the third ID voltage range 316.
  • the values of the components of the TSC 202 and the TMID device 204 are selected based on the number of IDs, the desired temperature measuring range, the supply voltage and other factors.
  • the worst case upper voltage limit corresponds to the minimum temperature of a negative temperature coefficient (NTC) thermistor. Accordingly, the values of the components are selected such that the worst case upper voltage limit is less than the lowest forward voltage limit of the voltage clamping device 412 (diode arrangement) which typically occurs at the highest temperature due to the negative temperature coefficient of the diode.
  • NTC negative temperature coefficient
  • the maximum dynamic range for a temperature measurement can be achieved by using an appropriately low reference during the temperature conversion.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Measuring Temperature Or Quantity Of Heat (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Secondary Cells (AREA)
  • Thermistors And Varistors (AREA)
EP07837780A 2006-09-07 2007-09-05 Appareil, système et procédé d'identification d'une résistance dépendant de la température Not-in-force EP2059775B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/470,747 US7508225B2 (en) 2006-09-07 2006-09-07 Apparatus, system and method for identification with temperature dependent resistive device
PCT/US2007/019408 WO2008030498A2 (fr) 2006-09-07 2007-09-05 Appareil, système et procédé d'identification d'une résistance dépendant de la température

Publications (2)

Publication Number Publication Date
EP2059775A2 true EP2059775A2 (fr) 2009-05-20
EP2059775B1 EP2059775B1 (fr) 2010-11-17

Family

ID=39157828

Family Applications (1)

Application Number Title Priority Date Filing Date
EP07837780A Not-in-force EP2059775B1 (fr) 2006-09-07 2007-09-05 Appareil, système et procédé d'identification d'une résistance dépendant de la température

Country Status (10)

Country Link
US (1) US7508225B2 (fr)
EP (1) EP2059775B1 (fr)
JP (1) JP4940305B2 (fr)
KR (1) KR20090063246A (fr)
CN (2) CN101512310B (fr)
AT (1) ATE488753T1 (fr)
AU (1) AU2007293097B2 (fr)
CA (1) CA2661883C (fr)
DE (1) DE602007010643D1 (fr)
WO (1) WO2008030498A2 (fr)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9151679B2 (en) * 2008-06-30 2015-10-06 Intel Corporation Temperature measurement in electronic devices
US8821012B2 (en) * 2011-08-31 2014-09-02 Semiconductor Components Industries, Llc Combined device identification and temperature measurement
US8845189B2 (en) 2011-08-31 2014-09-30 Semiconductor Components Industries, Llc Device identification and temperature sensor circuit
US8915331B2 (en) * 2011-09-29 2014-12-23 Lincoln Industrial Corporation Battery powered, handheld lubrication gun with display
US9093573B2 (en) 2013-09-09 2015-07-28 Semiconductor Components Industries, Llc Image sensor including temperature sensor and electronic shutter function
US9574951B2 (en) 2013-09-09 2017-02-21 Semiconductor Components Industries, Llc Image sensor including temperature sensor and electronic shutter function
JP6509621B2 (ja) * 2015-04-22 2019-05-08 ルネサスエレクトロニクス株式会社 半導体装置
CN104819784A (zh) * 2015-04-29 2015-08-05 迈尔世通电气（苏州）股份有限公司 一种用于电机系统中功率电缆的监控系统
US10317292B2 (en) * 2017-02-24 2019-06-11 The Boeing Company Two-wire resistance temperature detector and method of use
CN107144778A (zh) * 2017-05-16 2017-09-08 珠海格力节能环保制冷技术研究中心有限公司 一种芯片温度检测装置及方法
DE102017218562A1 (de) * 2017-10-18 2019-04-18 Bayerische Motoren Werke Aktiengesellschaft Elektrischer Energiespeicher und Verfahren zum Identifizieren eines Speichermodultyps eines elektrischen Energiespeichers

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3604885A (en) * 1968-07-05 1971-09-14 Inoue K Edm power supply for generating self-adaptive discharge pulses
JPS63217239A (ja) * 1987-03-05 1988-09-09 Fuji Electric Co Ltd 温度測定装置
FI90929C (fi) 1992-05-25 1994-04-11 Nokia Mobile Phones Ltd Kytkentä akun lämpötilan ja tyypin ilmaisemiseksi
GB2270983B (en) * 1992-09-29 1996-04-10 Nokia Mobile Phones Ltd Battery identification
JP3296624B2 (ja) 1993-05-26 2002-07-02 三洋電機株式会社 パック電池のタイプを判別する電気機器
JPH08195227A (ja) * 1995-01-17 1996-07-30 Hosiden Corp バッテリパック
JPH1169645A (ja) * 1997-08-27 1999-03-09 Ryobi Ltd 電池パック、充電器および充電方法
SE520420C2 (sv) * 1997-10-28 2003-07-08 Ericsson Telefon Ab L M Anordning samt förfarande för att identifiera batterityp samt för att mäta batteritemperatur
US5945803A (en) * 1998-06-09 1999-08-31 Black & Decker Inc. Apparatus for determining battery pack temperature and identity
US6215274B1 (en) * 1999-10-27 2001-04-10 Denso Corporation Enhanced battery pack monitoring interface
JP3791590B2 (ja) * 2000-12-01 2006-06-28 株式会社山武 非接触温度測定装置
US6803831B2 (en) * 2002-05-20 2004-10-12 Nec Eletronics Corporation Current starved inverter ring oscillator having an in-phase signal transmitter with a sub-threshold current control unit
JP2004311240A (ja) * 2003-04-08 2004-11-04 Fuji Photo Film Co Ltd 電源装置
US20070263332A1 (en) * 2006-05-11 2007-11-15 Silicon Laboratories, Inc. System and method for high voltage protection of powered devices

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2008030498A2 *

Also Published As

Publication number Publication date
WO2008030498A3 (fr) 2008-05-22
CN102183310A (zh) 2011-09-14
JP4940305B2 (ja) 2012-05-30
KR20090063246A (ko) 2009-06-17
DE602007010643D1 (de) 2010-12-30
JP2010502987A (ja) 2010-01-28
US20080079446A1 (en) 2008-04-03
US7508225B2 (en) 2009-03-24
CA2661883A1 (fr) 2008-03-13
CN101512310B (zh) 2011-06-29
EP2059775B1 (fr) 2010-11-17
CN101512310A (zh) 2009-08-19
AU2007293097B2 (en) 2010-09-09
AU2007293097A1 (en) 2008-03-13
CA2661883C (fr) 2011-08-30
ATE488753T1 (de) 2010-12-15
WO2008030498A2 (fr) 2008-03-13

Similar Documents

Publication Publication Date Title
EP2059775B1 (fr) Appareil, système et procédé d'identification d'une résistance dépendant de la température
AU2008218671B2 (en) Apparatus, system and method for high resolution identification with temperature dependent resistive device
EP2916111B1 (fr) Débitmètre thermique
US6657423B2 (en) Physical quantity detection device with error detection in power supply line thereto
WO2017158373A1 (fr) Mesure de température
KR101743842B1 (ko) Mcu를 이용한 자동차용 열선 단선 판별 장치 및 방법
KR20190042260A (ko) 배터리 온도 검출 시스템 및 방법
US10514307B2 (en) Fault detection apparatus
JP2018049726A (ja) 電池温度監視システム
JP2013178118A (ja) 温度検出器
KR102371718B1 (ko) 온도 센싱 회로
US20130322492A1 (en) Device and Method for Measuring an Extremal Temperature
JP2005003596A (ja) 抵抗測定装置、抵抗測定用集積回路及び抵抗測定方法
CN112055817B (zh) 具有电路中断识别的冗余的电流测量装置
CN116380266A (zh) 一种温度检测电路和温度控制系统
CN112840126A (zh) 用于识别泵的干运行的系统
CN116046090A (zh) 热式气体流量传感器控制电路
CN115411391A (zh) 具有温度传感器选择性断开的电池感测模块
CN117706412A (zh) 变参差分式eps电源电压有效性检测方法
JPH03118434A (ja) サーミスタ温度検出回路

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20090309

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK RS

DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: KYOCERA CORPORATION

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 602007010643

Country of ref document: DE

Date of ref document: 20101230

Kind code of ref document: P

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20101117

LTIE Lt: invalidation of european patent or patent extension

Effective date: 20101117

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110217

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110317

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110317

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110218

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110228

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20110818

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602007010643

Country of ref document: DE

Effective date: 20110818

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110930

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20110905

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110905

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20120531

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110930

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110905

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110930

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120403

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602007010643

Country of ref document: DE

Effective date: 20120403

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110930

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110905

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110905

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117