EP1985017A1 - Ensemble de circuit et procédé d'excitation d'une charge électrique - Google Patents

Ensemble de circuit et procédé d'excitation d'une charge électrique

Info

Publication number
EP1985017A1
EP1985017A1 EP07711470A EP07711470A EP1985017A1 EP 1985017 A1 EP1985017 A1 EP 1985017A1 EP 07711470 A EP07711470 A EP 07711470A EP 07711470 A EP07711470 A EP 07711470A EP 1985017 A1 EP1985017 A1 EP 1985017A1
Authority
EP
European Patent Office
Prior art keywords
signal
control signal
current source
circuit
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP07711470A
Other languages
German (de)
English (en)
Inventor
Peter Trattler
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ams AG
Original Assignee
Austriamicrosystems AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Austriamicrosystems AG filed Critical Austriamicrosystems AG
Publication of EP1985017A1 publication Critical patent/EP1985017A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03B—APPARATUS OR ARRANGEMENTS FOR TAKING PHOTOGRAPHS OR FOR PROJECTING OR VIEWING THEM; APPARATUS OR ARRANGEMENTS EMPLOYING ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ACCESSORIES THEREFOR
    • G03B15/00—Special procedures for taking photographs; Apparatus therefor
    • G03B15/02—Illuminating scene
    • G03B15/03—Combinations of cameras with lighting apparatus; Flash units
    • G03B15/05—Combinations of cameras with electronic flash apparatus; Electronic flash units
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/10—Controlling the intensity of the light
    • H05B45/12—Controlling the intensity of the light using optical feedback
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03B—APPARATUS OR ARRANGEMENTS FOR TAKING PHOTOGRAPHS OR FOR PROJECTING OR VIEWING THEM; APPARATUS OR ARRANGEMENTS EMPLOYING ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ACCESSORIES THEREFOR
    • G03B2215/00—Special procedures for taking photographs; Apparatus therefor
    • G03B2215/05—Combinations of cameras with electronic flash units
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B20/00—Energy efficient lighting technologies, e.g. halogen lamps or gas discharge lamps
    • Y02B20/30—Semiconductor lamps, e.g. solid state lamps [SSL] light emitting diodes [LED] or organic LED [OLED]

Definitions

  • the present invention relates to a circuit arrangement for controlling an electrical load, an arrangement comprising the circuit arrangement, a computing unit and an image recording device, and a method for controlling an electrical load.
  • Circuit arrangements for controlling electrical loads are used, for example, in devices of mobile communication and in cameras. They are used for example for driving a light emitting diode for generating a flash. Information about the magnitude of a current with which the electrical load is to be applied is frequently provided by a further component of such a circuit arrangement.
  • Object of the present invention is to provide a circuit arrangement for driving an electrical load, an arrangement with the circuit arrangement and a method for driving an electrical load, which allow a high degree of flexibility in the control of the electrical load and can be realized inexpensively.
  • a circuit arrangement for controlling an electrical load comprises a first and a second terminal, a first output, a current source and a control device.
  • An electrical load can be coupled to the first output.
  • the power source can be coupled to the electrical load via the first output.
  • the control device has a programming circuit and a triggering circuit.
  • the control device is connected to the first and the second connection.
  • the programming circuit is connected on the output side to a first control input of the current source.
  • the triggering circuit is connected on the output side to a second control input of the current source.
  • the first terminal of the circuit arrangement is used to supply a first control signal to the circuit arrangement, and accordingly the second terminal serves to supply a second control signal.
  • the first and second control signals are supplied to the controller.
  • the control device is designed to process the first and the second control signal.
  • the programming circuit and the triggering circuit provide signals on the output side which are fed to the control inputs of the current source and serve for setting and triggering a current source current of the current source.
  • the power source provides power in the form of the current source current of the load.
  • the circuit arrangement may comprise a logic circuit which is connected on the input side to the programming circuit and the triggering circuit and on the output side to a common control input of the current source.
  • the signal provided on the output side of the programming circuit and the signal provided on the output side of the trigger circuit can therefore be linked by means of the combination circuit to form a combined control signal, which is fed to the common control input of the current source.
  • the combination circuit may comprise an AND gate.
  • the programming circuit serves to deliver a programming signal to the first control input of the current source.
  • the programming signal may be used to set a current value of a current source current.
  • the programming circuit may be coupled on the input side to the first and the second terminal of the circuit arrangement.
  • the programming circuit has a counter which is coupled on the input side to the first terminal of the circuit arrangement and on the output side to the first control input of the current source and is provided for counting a first number n of pulses in the first control signal. Depending on the first number n of pulses, the programming signal is set.
  • the tripping circuit serves to supply a tripping signal to the second control input of the current source.
  • the trigger circuit may be coupled on the input side to the first and the second terminal of the circuit arrangement. By means of the trigger signal the power source is switched active at a trip time so that the power source current is delivered to the load.
  • the trigger circuit may comprise a flip-flop and an AND gate, which are suitably connected to provide the trigger signal.
  • the current source can be designed as a charge pump and provide an output voltage and a current source current on the output side.
  • the power source is preferably designed as a current sink.
  • the control device can be designed as a computing unit.
  • the circuit arrangement can be realized on a semiconductor body.
  • an arrangement may comprise the circuit arrangement, the electrical load and a computing unit, which is coupled at a first terminal to the first terminal of the circuit arrangement.
  • the arithmetic unit may be coupled at a second terminal to the second terminal of the circuit arrangement.
  • the second terminal of the circuit arrangement can be coupled to the first terminal of the arithmetic unit via an impedance network.
  • the arrangement additionally comprises an image recording device, which is connected to the arithmetic unit.
  • the image recording device may comprise a control circuit and a photodetector arrangement, which may be designed as a charge-coupled device.
  • the photodetector arrangement is designed as a CMOS camera arrangement.
  • the image recording device can on the output side be coupled via a first impedance formed as a resistor to the second terminal of the circuit arrangement. This coupling can be advantageously used to trigger a flash.
  • the circuit arrangement may comprise the functionality of a slave module for an inter-IC bus, abbreviated I2C bus.
  • the first port can serve as a serial data port and the second port as a serial clock port.
  • the arithmetic unit may include the functionality of a master device and the image acquisition device may include the functionality of another device.
  • the arrangement can be used for driving an electrical load, in particular a light-emitting diode, in a camera.
  • the arithmetic unit can be designed as a baseband circuit.
  • the arrangement can be used for driving the electrical load in a device of mobile communication.
  • a method for controlling an electrical load provides the following steps: a control device evaluates a first and a second control signal and detects during a first phase a start condition by comparing the first control signal with a predetermined value and / or the second control signal with a another predetermined value.
  • the control device prepares a programming signal in response to the first control signal during a second phase, which follows the first phase, and outputs the programming signal to a current source.
  • the control device outputs a triggering signal to the power source during a third phase, which is based on the second Phase follows.
  • the trigger signal is used to enable the delivery of a current source current to supply the load.
  • the height of the current source current is thus advantageously set by means of the programming signal, and the time of delivery of the current source current to the electrical load by means of the trigger signal.
  • the circuit arrangement has a first and a second operating mode and the control device is designed to detect the operating mode during the first phase.
  • the controller sets the circuitry to a first mode of operation when, during the first phase, the rising edge of the first control signal occurs before the rising edge of the second control signal. Accordingly, the controller may set the circuitry to a second mode of operation when the rising edge of the first control signal occurs after the rising edge of the second control signal.
  • the trigger signal in the first mode of operation, may be provided immediately or with an adjustable delay time after the rising edge of the last pulse of the first control signal during the second phase. In an alternative embodiment, in the first mode of operation, the trigger signal may be provided immediately or with an adjustable delay time after the rising edge of the second control signal that occurs during the first phase.
  • the triggering signal in dependence on the occurrence of a predetermined value in the second Control signal to be delivered during the third phase.
  • the trigger signal in the second operating mode, can be delivered directly or with an adjustable delay time after a rising edge of the second control signal during the third phase.
  • the first terminal of the arithmetic unit can be connected directly to the first terminal of the circuit arrangement and via an impedance network to the second terminal of the circuit arrangement.
  • a first number n of pulses of the first control signal are counted during the second phase and the programming signal is provided as a function of the first number n of pulses.
  • the current source is designed such that it is switched to active with the arrival of an edge of the trigger signal.
  • the current source preferably delivers the current source current to the electrical load only after expiry of an adjustable delay time.
  • the first control signal may be formed as a serial data signal for the I2C bus, abbreviated SDA, and the second control signal as a serial clock signal, abbreviated SCL.
  • the control device recognizes the start condition on the basis of a falling edge of the first control signal, while the second control signal assumes the value HIGH.
  • the arithmetic unit provides the first control signal with an address information.
  • the control device evaluates the data received during the following second phase.
  • the data includes a programming value used to set the programming signal in the programming circuit is used.
  • the control device detects the end of the second phase on the basis of a rising edge of the first control signal, while the second control signal has a value of HIGH.
  • the first control signal may be HIGH. If, for example, a positive edge occurs in the second control signal during the third phase, then the trigger signal is provided in dependence on this edge.
  • the trip signal may be issued immediately after such a transition.
  • the trigger signal may be delayed by an adjustable delay time from the transition in the second control signal.
  • a falling edge of the second control signal may be used during the third phase to form the trigger signal.
  • a positive or rising edge denotes a rising edge. Accordingly, a falling edge is referred to as a negative or falling edge.
  • FIGS. 1A to 1C show exemplary embodiments of an arrangement according to the proposed principle
  • Figure ID shows an exemplary embodiment of a control device coupled to a power source
  • FIGS. 2A to 2F show exemplary courses of a first and a second control signal as a function of the time t.
  • FIG. 1A shows an exemplary embodiment of an arrangement with a circuit arrangement 1, an electrical load 13, a computing unit 30 and an image recording device 40.
  • the circuit arrangement 1 comprises a control device 5 with a programming circuit 6 and a triggering circuit 7, a current source 9, a charge pump 10, a first and a second terminal 2, 3, a supply voltage terminal 19 and a first and a second output 23, 4.
  • the control device 5 and thus the programming circuit 6 and the trigger circuit 7 are connected to the first and the second terminal 2, 3 connected.
  • the programming circuit 6 has a counter 26.
  • the programming circuit 6 and the triggering circuit 7 are connected on the output side to a first and a second control terminal of the current source 9.
  • the current source 9 is connected to the first output 23. It couples the first output 23 to a reference potential terminal 8.
  • the second output 4 is coupled to the supply voltage terminal 19.
  • the charge pump 10 is connected between the supply voltage terminal 19 and the second output 4 and is connected via two further terminals of the circuit arrangement 1 with a first capacitor 14.
  • the electrical load 13 comprises a light-emitting diode 11, which between the second output 4 and the first output 23 of the Circuit 1 is connected.
  • the arrangement comprises a battery 16, which is connected between the supply voltage terminal 19 and the reference potential terminal 8.
  • the arithmetic unit 30 comprises a first terminal 31, which is connected to the first terminal 2 of the circuit arrangement 1. Furthermore, the first terminal 31 of the arithmetic unit 30 is coupled to the second terminal 3 of the circuit arrangement 1 via an impedance network 20, 21.
  • the impedance network 20, 21 is formed as a low-pass filter and includes a resistor 20 and a capacitor 21.
  • the resistor 20 couples the first terminal 31 of the arithmetic unit 30 to the second terminal 3 of the circuit arrangement 1.
  • the second terminal 3 of the circuit arrangement 1 is over the capacitor 21 is coupled to the reference potential terminal 8.
  • the arithmetic unit 30 is connected to a coupling connection 33 with a first connection 41 of the image recording device 40.
  • the image recording device 40 comprises a control circuit 45, which is connected to a photodetector arrangement 46 and to the first terminal 41 of the image recording device 40.
  • the battery 16 is used to deliver a battery voltage Vbat to the supply voltage terminal 19 of the circuit arrangement 1.
  • the battery voltage Vbat is supplied to the charge pump 10.
  • the charge pump 10 provides an output voltage VA at the second output 4 of the circuit arrangement 1 by means of the first capacitor 14.
  • the arithmetic unit 30 outputs at the first terminal 31 a first control signal Sl which is fed to the first terminal 2 of the circuit arrangement 1.
  • a second control signal S2 is generated by means of the impedance network 20, 21, which is supplied to the second terminal 3 of the circuit arrangement 1.
  • the control device 5 In dependence of the first and the second control signal Sl, S2, the control device 5 a programming signal SP and a trigger signal ST, which are supplied to a first and a second control terminal of the current source 9 ready.
  • a first number n pulses in the first control signal Sl is counted.
  • the programming signal SP is output from the programming circuit 6 in response to the first number n, whereas the trigger signal ST is provided by the trigger circuit 7.
  • a value of a current source current I of the current source 9 is set.
  • a switch-on time or trip time t3 of the current source 9 can be set.
  • the current source current I flows from the charge pump 10 through the electrical load 13 and through the current source 9 to the reference potential connection 8.
  • the photodetector arrangement 46 provides electrical signals as a function of incident light signals, which serve as image information via the control circuit 45 of the arithmetic unit 30 are supplied.
  • the current source current I and thus the luminosity or the duration of the light emitting diode 11 are set.
  • a trigger signal ST can be provided, with which a tripping time t3 of the
  • Current source 9 is adjustable, so that from the light emitting diode 11, a flash of light can be emitted.
  • the charge pump 10 may be connected to a second capacitor 15 via two additional terminals of the circuit arrangement 1.
  • the charge pump 10 sets by means of the first capacitor 14 and additionally by means of the second capacitor 15, the output Voltage VA at the second output 4 of the circuit 1 ready.
  • the electrical load 13 may comprise a first smoothing capacitor 12, which connects the second output 4 to the reference potential terminal 8.
  • the arrangement has a second smoothing capacitor 17, which is connected in parallel with the battery 16 and couples the supply voltage terminal 19 to the reference potential terminal 8.
  • FIG. 1B shows a further exemplary embodiment of the arrangement with the circuit arrangement 1, the arithmetic unit 30, the image recording device 40, the electrical load 13 and the battery 16.
  • the circuit arrangement 1 according to FIG. 1B can be the same circuit arrangement 1 as in FIG.
  • the same semiconductor body comprising the circuit arrangement 1 can be externally connected both according to FIG. 1A and according to FIG.
  • the arrangement according to FIG. 1B shows a first impedance 44, which couples an output 42 of the image recording device 40, which is connected to the control circuit 45 of the image recording device 40, to the second connection 3 of the circuit arrangement 1.
  • the second terminal 3 of the circuit arrangement 1 is connected to a second terminal 32 of the arithmetic unit 30. If the second terminal 32 of the computing unit 30 is switched to an open operating state, a signal at the output 42 of the image recording device 40 is transmitted via the first impedance 44 to the second terminal 3 of the circuit arrangement 1 as the second control signal S2. tet.
  • a time t3 for triggering the flash can thus be specified by the control circuit 45.
  • the arrangement has no first impedance 44 and thus no coupling of an output 42 of the image recording device 40 to the second terminal 3 of the circuit arrangement 1.
  • the arithmetic unit 30 uses the second control signal S2 to set the triggering time t3 for the flash, and for this purpose uses the connection of the second terminal 32 of the arithmetic unit 30 to the second terminal 3 of the circuit arrangement 1.
  • FIG. 1C shows another exemplary embodiment of the arrangement with the control circuit 1, the electrical load
  • the arrangement has an I2C bus 18.
  • the arithmetic unit 30 is designed as a master module and the circuit arrangement 1, the image recording device 40 and the further circuit 47 are designed as slave modules for the I2C bus 18.
  • the first terminal 31 of the arithmetic unit 30 is connected to the first terminal 2 of the circuit arrangement 1, a second terminal 43 of the image recording device 40, a first terminal 48 of the further circuit 47 and via a resistor 25 to the Supply voltage terminal 19 connected.
  • the second terminal 32 of the arithmetic unit 30 is connected to the second terminal 3 of the circuit arrangement 1, the first terminal 41 of the image recording device 40 and a second terminal 49 of the further circuit 47.
  • the second terminal 3 of the circuit arrangement 1 is connected to the output 42 of the image recording device 40 via the coupled first impedance 44.
  • the first impedance 44 is designed as a resistor.
  • the resistor 25 serves to supply the battery voltage Vbat to that line of the I2C bus 18, which couples the terminals 2, 31, 43, 48. If none of the terminals 2, 31, 43, 48 is switched to a value LOW, then the line of the I2C bus 18, which connects the four terminals 2, 31, 43, 48, is at the value HIGH.
  • the line which couples the four terminals 3, 32, 41, 49 is acted on in a first operating state of the arrangement with a signal which is provided by the second terminal 32 of the arithmetic unit 30. In a second operating state of the arrangement in which the flash is to be triggered, the second terminal 32 of the computing unit 30 is switched to a tristate state and the line is supplied with a signal which is provided by the output 42 of the image recording device 40.
  • the first and second control signals S1, S2 are provided by the computing unit 30 at the first and second terminals 31, 32.
  • a signal at the output 42 of the image recording device 40 is approximately equal to the second control signal S2, provided that the second terminal 32 of the arithmetic unit 30 and the first terminal 41 of the Schmageein- device 40 and the second terminal 49 of the further circuit 47 are in an open operating state ,
  • programming values of the programming circuit 6 can thus be fed to the control device 5 via the I2C bus 18.
  • the triggering signal ST can be provided as a function of a signal at an output 42 of the image recording device 40.
  • the circuit arrangement 1 may have a current source 9 with a control input instead of the first and the second control input.
  • Figure ID shows an exemplary embodiment of a control device 5, comprising a programming circuit 6 and a trigger circuit 7, and a coupling of the control device 5 with a power source 9, as it can be used in the Wegungsan- orders 1 according to the figures IA to IC.
  • the programming circuit 6 comprises the counter 26 and a NOR gate 50.
  • the NOR gate 50 is coupled on the input side to the first and the second connection 2, 3 of the circuit arrangement 1.
  • the counter 26 is connected at a counter signal input CZ to the first terminal 2 of the circuit arrangement 1 and at a reset input R to an output of the NOR gate 50.
  • the triggering circuit 7 has an AND gate 28 and a flip-flop 27.
  • the flip-flop 27 is coupled on the input side to the first and the second terminal 2, 3 of the circuit arrangement 1.
  • the flip-flop 27 is designed as a single-edge-controlled flip-flop, which can also be referred to as a non-transparent flip-flop.
  • the flip-flop 27 can be realized as a master-slave flip-flop.
  • a data input D of the flip-flop 27 is connected to the first terminal 2 and a clock input C of the flip-flop 27 is connected to the second terminal 3.
  • the AND gate 28 is connected on the input side to the second terminal 3 of the circuit arrangement 1 and a data output Q of the flip-flop 27. That's it
  • Flipflop 27 realized such that it takes on a rising edge at its clock input C applied to its data input D value and approximately delay free as value at its data output Q provides. Only at a subsequent rising edge at the clock input C, the flip-flop 27 can assume a voltage applied to its data input D new value.
  • the counter 26 of the programming circuit 6 and the AND gate 28 of the trigger circuit 7 via a combination circuit having a further AND gate 51, coupled to a control input of the current source 9 for providing a combined control signal SPT.
  • the counter 26 has a second number m outputs, which are coupled to control inputs of the current source 9 via a second number m of AND gates 51.
  • the current source current I can be programmed in smaller steps.
  • FIG. 2A shows an exemplary course of the first and second control signals S1, S2, as may occur in the arrangement of FIG. 1A.
  • the first control signal Sl has a rising edge.
  • the second control signal S2 also shows a rising edge. The time delay is dependent on the impedance network 20, 21, which is connected upstream of the second terminal 3. According to the example in FIG. 2A, FIG
  • Delay time Td means of the drive signal ST, the current source 9 is switched to an active operating state.
  • Delay time Td means of the drive signal ST, the current source 9 is switched to an active operating state.
  • FIG. 2B shows exemplary profiles of the first and second control signals S1, S2, as may be encountered in an arrangement of FIG. 1B.
  • the starting condition is met in FIG. 2B as soon as the first and the second control signal S1 7 S2 have the value HIGH. This is the case at a time tl.
  • the first control signal Sl shows a first number n of pulses. If the first control signal S1 constantly has the value HIGH, then the end of the second phase P2 and the beginning of the third phase P3 have been reached.
  • the second control signal S2 has the value HIGH during the second phase P2 and at the beginning of the third phase P3.
  • the second terminal 32 of the arithmetic unit 30 is switched to an open state.
  • the second control signal S2 is thus from the time t2 thus by means of a signal at the output 42 of the image pickup device 40 in response to the first impedance 44 generated.
  • the second control signal is raised from the value LOW to the value HIGH in the tripping time t3 by means of the image recording device 40.
  • the positive edge of the second control signal S2 triggers the trigger signal ST, with which the current source 9 is switched to an active operating state at the tripping time t3.
  • a first or a second operating mode A, B is set as a function of the first and the second control signal S1 7 S2 during the first phase P1.
  • the second operating mode B is switched on.
  • the positive edge of the first control signal occurs before the positive edge of the second control signal S2.
  • the positive edge of the first control signal S1 occurs after the positive edge of the second control signal S2.
  • the positive edge of the second control signal S2 may also occur before the positive edge of the first control signal S1 in order to switch the circuit arrangement 1 into the second operating mode B.
  • FIGS. 2C and 2D show exemplary embodiments of progressions of the first and second control signals S1, S2 in the case of an arrangement with I2C bus 18.
  • a start is triggered by the first control signal S1 having a falling edge while the second control signal S2 is at the value HIGH.
  • the first control signal Sl is designed as an SDA signal and the second control signal S2 as an SCL signal. This start condition defines the first phase Pl.
  • the second control signal S2 serves as a clock signal, while the first control signal
  • Sl transfers data.
  • an address is output by the arithmetic unit 30.
  • the slave components such as the circuit arrangement 1, the image recording device 40 and the further circuit 47 are designed to compare the address with their own address.
  • the addressed module evaluates data following the address. If the circuit arrangement 1 is addressed, the data sent after the address comprise a programming value, which is supplied to the programming circuit 6 and serves to provide the programming signal SP.
  • the first and second control signals S1, S2 are determined in accordance with the I2C specifications such that a stop condition is reached.
  • the image pickup device 40 can provide the second control signal S2 from this time t2 by means of a signal at the output 42 and the first impedance 44. With a positive edge in the signal at the output 42 of the image recording device 40, a positive edge of the second control signal S2 is realized, so that the trigger signal ST to the output Dissolution time t3, the power source 9 switches to an active state.
  • FIG. 2D shows a further exemplary course of the two control signals S1, S2 in an arrangement with I2C bus 18.
  • the second control signal S2 is at a value HIGH at the beginning of the third phase, before the second terminal 32 of the arithmetic unit 30 is switched to an open operating state at the time t2.
  • Only the circuit arrangement 1 responds to the change of the second control signal S2 during the third phase P3, in which no regular communication over the I2C bus 18 is performed.
  • the image recording device 40 can advantageously determine the triggering time t3 of a flash light.
  • FIG. 2E shows a further exemplary course of the signals.
  • the signals according to FIG. 2E can occur in the arrangement according to FIG. 1A, into which the control device 5 is dimensioned according to FIG. ID.
  • the first and second control signals Sl, S2 are supplied to the NOR gate 50.
  • a signal at the output of the NOR gate 50 is fed to the reset input R of the counter 26.
  • the signal at the output of the NOR gate 50 is at the beginning of the first phase Pl at the value HIGH, so that the counter 26 is reset at this time. After resetting the counter 26 counts the pulses in the first control signal Sl.
  • a clock signal applied to the clock input C of the flip-flop 27 corresponds to the second control signal S2. Since the flip-flop 27 is an edge-triggered flip-flop, which assumes the value at a rising edge of the clock signal applied to the data input D, the flip-flop 27 in the first phase Pl takes the value HIGH at the time t 1 and provides an output signal SQ at the data output Q ready with the value HIGH. The output signal SQ remains at the value HIGH.
  • the two inputs of the AND gate 28 are the second control signal S2 and the output signal SQ supplied.
  • the trigger signal ST is provided. The trigger signal ST is from the time tl to the end of the third phase P3 to the value HIGH.
  • the time interval of the delay time Td 1 which ends at the tripping time t 3 , begins.
  • the current source 9 outputs the current source current I after the delay time Td 'has elapsed.
  • the delay time Td 1 is set such that the tripping time t3 is encompassed by the third phase P3.
  • FIG. 2F shows a further exemplary course of the signals.
  • the signals according to FIG. 2F can occur in the arrangement according to FIG. 1B, into which the control device 5 according to FIG. ID is inserted.
  • the signals of the counter 26 correspond to the description given in FIG. 2E.
  • a rising edge occurs in the second control signal S2, so that the flip-flop 27 takes over the value LOW applied to the data input D and therefore provides the output signal SQ with the value LOW from a time t ⁇ .
  • the flip-flop 27 which is applied to the data input D value HIGH and provides the output signal SQ with the value HIGH. This occurs at a time t4. Only from the rising edge in the second control signal S2 in the third phase P3, the trigger signal ST has the value HIGH, so that as in Figure 2E, the delay time Td 1 begins.
  • the current source 9 emits the current source current I.
  • an embodiment of the control device 5 can be operated both in an arrangement according to FIG. 1A and in an arrangement according to FIG. If the output signal SQ has the value HIGH at the end of the first phase Pl, then the arrangement is in the first operating mode A. However, if the output signal SQ is at the value LOW at the end of the first phase Pl, the arrangement is in the second operating mode B. can be distinguished by means of the flip-flop 27 and the output signal SQ between the two operating modes A, B. The output signal SQ has the same value in both operating modes A, B during the second phase P2 as at the end of the first phase P1.
  • the rising edge of the second control signal S2, the trigger signal ST so that the power source 9 is from the triggering time t3 in an active operating state in which it provides the current source current I.
  • the rising edge of the second control signal S2 causes a rising edge of the trigger signal ST.
  • the triggering of the current source 9 is thus performed in response to a rising edge of the second control signal S2 and the delay time Td 1 .
  • the current source 9 reacts with a delay the delay time Td 'on the rising edge of the trigger signal ST. While in the first operating mode A, the rising edge of the trigger signal ST is generated in response to the first rising edge of the second control signal S2, the rising edge of the trigger signal ST is generated in the second operating mode B in response to the second rising edge of the second control signal S2.
  • the delay time Td 1 can be set.
  • the triggering instant t3 is set as a function of a falling edge of the second control signal S2.
  • Td, Td 1 delay time t ⁇ , tl, t2, t4 Time t3 tripping time

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Electronic Switches (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Studio Devices (AREA)

Abstract

L'ensemble de circuits (1) selon l'invention pour l'excitation d'une charge électrique (13) comprend une première et une deuxième connexions (2, 3) servant à alimenter un premier et un second signaux de commande (S1, S2), une première sortie (23) à laquelle la charge électrique (13) peut être couplée, une source de courant (9) qui est couplée à la première sortie (23) et un dispositif de commande (5). Le dispositif de commande est couplé à la première et à la deuxième connexions (2, 3) et comporte un circuit de programmation (6) et un circuit de déclenchement (7) qui est couplé à chaque fois du côté sortie avec une entrée de commande de la source de courant (9).
EP07711470A 2006-02-08 2007-02-08 Ensemble de circuit et procédé d'excitation d'une charge électrique Withdrawn EP1985017A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102006005831A DE102006005831A1 (de) 2006-02-08 2006-02-08 Schaltungsanordnung und Verfahren zur Ansteuerung einer elektrischen Last
PCT/EP2007/001077 WO2007090644A1 (fr) 2006-02-08 2007-02-08 Ensemble de circuit et procédé d'excitation d'une charge électrique

Publications (1)

Publication Number Publication Date
EP1985017A1 true EP1985017A1 (fr) 2008-10-29

Family

ID=37949656

Family Applications (1)

Application Number Title Priority Date Filing Date
EP07711470A Withdrawn EP1985017A1 (fr) 2006-02-08 2007-02-08 Ensemble de circuit et procédé d'excitation d'une charge électrique

Country Status (4)

Country Link
US (1) US7999483B2 (fr)
EP (1) EP1985017A1 (fr)
DE (1) DE102006005831A1 (fr)
WO (1) WO2007090644A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2939926B1 (fr) * 2008-12-17 2010-12-10 St Microelectronics Rousset Transmission sur bus i2c
DE102009018098A1 (de) 2009-04-20 2010-10-21 Austriamicrosystems Ag Ladeschaltung für einen Ladungsspeicher und Verfahren zum Laden eines solchen
US8838868B2 (en) * 2010-12-17 2014-09-16 Qualcomm Incorporated Communication port and connector

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5272500A (en) * 1983-05-27 1993-12-21 Minolta Camera Kabushiki Kaisha Flash photographing system
US4908552A (en) * 1986-06-27 1990-03-13 Canon Kabushiki Kaisha Electronic flash unit
US5283474A (en) * 1990-06-27 1994-02-01 Idec Izumi Corporation Circuit for driving a load by using selectively one of two different DC power sources
JPH09148630A (ja) * 1995-11-21 1997-06-06 Rohm Co Ltd 光量調整回路及びこれを用いた光応用装置
US5815018A (en) * 1996-07-16 1998-09-29 Systech Solutions, Inc. Pulse modulator circuit for an illuminator system
JPH1164938A (ja) 1997-08-20 1999-03-05 Nikon Corp Ａｆ補助光照明装置と、それを内蔵した電子閃光装置およびカメラ
JP4288553B2 (ja) * 2000-07-25 2009-07-01 富士フイルム株式会社 カメラのストロボ装置
JP3787266B2 (ja) * 2000-08-30 2006-06-21 ペンタックス株式会社 フラット発光制御装置
EP1276308A3 (fr) * 2001-07-12 2005-05-04 Kabushiki Kaisha Toshiba Terminal mobile de communication comprenant une caméra
JP3893271B2 (ja) * 2001-11-26 2007-03-14 キヤノン株式会社 ストロボ制御回路およびこれを有するストロボ内蔵型カメラ
JP2004155392A (ja) * 2002-11-08 2004-06-03 Anden 車両用方向指示装置
JP4163079B2 (ja) * 2003-09-12 2008-10-08 ローム株式会社 発光制御回路
JP3833646B2 (ja) * 2003-09-25 2006-10-18 ローム株式会社 画像撮影装置
US7667766B2 (en) * 2003-12-18 2010-02-23 Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. Adjustable spectrum flash lighting for image acquisition
TWI242299B (en) * 2004-07-30 2005-10-21 Add Microtech Corp Integrated driver chip for light emitting diode
JP4604644B2 (ja) * 2004-10-21 2011-01-05 株式会社ニコン 撮影用照明装置およびカメラ
DE102005012662B4 (de) * 2005-03-18 2015-02-12 Austriamicrosystems Ag Anordnung mit Spannungskonverter zur Spannungsversorgung einer elektrischen Last und Verfahren zur Spannungsversorgung einer elektrischen Last

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2007090644A1 *

Also Published As

Publication number Publication date
DE102006005831A1 (de) 2007-08-23
US7999483B2 (en) 2011-08-16
WO2007090644A1 (fr) 2007-08-16
US20090315407A1 (en) 2009-12-24

Similar Documents

Publication Publication Date Title
EP2770674B1 (fr) Appareil de bus maître pour un bus d'installation de bâtiment et procédé de mise à disposition d'une alimentation en tension au niveau du bus installation de bâtiment
WO2020052929A1 (fr) Dispositif et procédé de production d'un signal d'appel, et interface de charge
EP3177898B1 (fr) Dispositif de connexion
EP2138015B1 (fr) Circuit permettant de produire une tension auxiliaire et de faire fonctionner au moins une lampe à décharge
AT410382B (de) Elektronische schaltung für ein energieversorgungsgerät, insbesondere für ein ladegerät für akkumulatoren
EP1985017A1 (fr) Ensemble de circuit et procédé d'excitation d'une charge électrique
EP1825529B1 (fr) Circuit electrique pour reguler un element piezo-electrique, notamment d'un systeme d'injection de carburant d'automobile
DE102004031278B4 (de) Vorrichtung zum Detektieren des Anschlusses von Peripheriegeräten an ein Hostsystem
DE102013017019A1 (de) DALl-Bus-Hilfsschaltung
DE3240706A1 (de) Schaltungsanordnung zur ueberwachung von elektronischen rechenbausteinen
DE4106690A1 (de) Verfahren zur steuerung einer last sowie eine schaltungsanordnung zur durchfuehrung dieses verfahrens mit einem igbt-transistor
DE102007030569B4 (de) Schaltungsanordnung und Verfahren zum Auswerten eines Datensignals
DE102016218161B4 (de) Elektronische steuereinheit
DE102013218627B3 (de) Vorrichtung zum Aktivieren eines elektronischen Gerätes, insbesondere eines Steuergerätes in einem Fahrzeug
DE102009050692B4 (de) Sicherheits-Kommunikationssystem zur Signalisierung von Systemzuständen
DE10155847A1 (de) Verfahren zur Diagnose von Endstufen in Steuergeräten
WO2020074167A1 (fr) Dispositif et procédé pour le réveil d'un appareil électrique et interface de charge
DE102014116920A1 (de) Interrupt-Schutz-Schaltungen, Systeme und Verfahren für Sensoren und andere Bauelemente
DE102019110666B3 (de) Betriebsschaltung und Verfahren zum Betreiben wenigstens eines Geräts an einer Busleitung
DE102007053298A1 (de) Schaltungsanordnung zur Erkennung von Einschaltsequenzen für einen Ein/Ausschalter
EP2188671A1 (fr) Circuit de commande pour déclenchement synchrone ou alterné de plusieurs dispositifs de flash
DE102016119927B4 (de) Schaltungsanordnung zur Bereitstellung der Ladeenergie für einen Pegelwechsel auf einem Signalbus, Verfahren zur Kalibrierung und Signalübertragungssystem
DE102006036546A1 (de) Kapazitätsladestrombegrenzungseinrichtung, Ladungspumpenanordnung, Verfahren zum Begrenzen eines Ladestromes an einer Ladungspumpe und Verfahren zum Begrenzen des Ladestromes an einen Kondensator
DE10055077A1 (de) Vorrichtung zum Verpolschutz elektrischer Komponenten
DE2827500B2 (fr)

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20080903

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

DAX Request for extension of the european patent (deleted)
RBV Designated contracting states (corrected)

Designated state(s): DE FR GB

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20090908