EP1830279B1 - Netzwerkschnittstelle zur Verriegelungsoperationssteuerung und Verfahren dafür - Google Patents

Netzwerkschnittstelle zur Verriegelungsoperationssteuerung und Verfahren dafür Download PDF

Info

Publication number
EP1830279B1
EP1830279B1 EP20060253821 EP06253821A EP1830279B1 EP 1830279 B1 EP1830279 B1 EP 1830279B1 EP 20060253821 EP20060253821 EP 20060253821 EP 06253821 A EP06253821 A EP 06253821A EP 1830279 B1 EP1830279 B1 EP 1830279B1
Authority
EP
European Patent Office
Prior art keywords
block
master
slave
network interface
network
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP20060253821
Other languages
English (en)
French (fr)
Other versions
EP1830279A2 (de
EP1830279A3 (de
Inventor
Beom Hak Lee
Eui Seok Kim
Sang Woo Rhim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of EP1830279A2 publication Critical patent/EP1830279A2/de
Publication of EP1830279A3 publication Critical patent/EP1830279A3/de
Application granted granted Critical
Publication of EP1830279B1 publication Critical patent/EP1830279B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5603—Access techniques

Definitions

  • the present invention relates to a packet data communication on-chip interconnect system, and more particularly, to a network interface efficiently controlling transaction performed between at least one master intellectual property (IP) block and at least one slave IP block connected via a Network on a Chip (NoC), and a packet data communication on-chip interconnect system including the network interface.
  • IP master intellectual property
  • NoC Network on a Chip
  • An Advanced Microcontroller Bus Architecture (AMBA) Advanced extensible Interface (AXI) protocol is a more suitable bus protocol for a high-speed/high-end system than a related art on-chip bus protocol and has channels associated with read, write, address, and write response, which are respectively separated, individually operated, and have transaction properties such as multiple-outstanding address, write data interleaving.
  • AMBA Advanced Microcontroller Bus Architecture
  • AXI Advanced extensible Interface
  • An NoC is a network style on-chip interconnect system manufactured to overcome structural defects of a related art bus structural on-chip interconnect system.
  • a high-speed/high-end/low power System on a Chip (SoC) may be embodied via the NoC.
  • SoC System on a Chip
  • IP Intellectual Property
  • a system designer may variously design the blocks 110 or the NoC backbone 120 according to the AXI protocol.
  • the AXI protocol may be easily applied to any field such as not only a point-to-point system but also a multilayer system, via an interface between at least one master IP block and at least one slave IP block.
  • the AXI protocol supports multi-transaction elegantly, parallel burst transmission is possible, thereby improving throughput. Therefore, a particular operation may be performed for a short time and various operations are performed by a plurality of IP blocks integrated in one chip, thereby reducing power consumption.
  • a master IP block is cross connected to a slave IP block via a network interface, when a lock operation is performed between one master IP block and the slave IP block, an arbiter in an interconnect system may control a transaction input from another master IP block to the slave IP block until an unlock transfer is issued from the master IP block requesting a lock access.
  • an arbiter in an interconnect system may control a transaction input from another master IP block to the slave IP block until an unlock transfer is issued from the master IP block requesting a lock access.
  • a master IP block is connected to an NoC backbone via a network interface and is connected to a destination slave IP block via at least one router included in the NoC backbone, there is no centralized data transfer controller between the master IP block and the slave IP block.
  • a lock access requested by the second master IP block may not be accepted.
  • the second master IP block has to wait for a ready response with respect to the lock access for a predetermined amount of time or has to retransfer the lock sequence when the ready response is not received, thereby generating a delay in processing a certain task and dropping a traffic efficiency of an NoC backbone.
  • the lock operation performed between the second master IP block and the slave IP block fails.
  • the slave IP block has to transfer a SLVERR response with respect to the lock sequence to the second master IP block and the second master IP block has to retransfer the lock sequence to the slave IP block to perform the lock operation from the beginning again. Therefore, with an increase of traffic of an NoC backbone, efficiency of utilizing a resource of the second master IP block may be decreased.
  • An aspect of the present invention provides a method of supporting a lock operation in a packet data communication on-chip interconnect system including a plurality of master IP blocks and a plurality of slave IP blocks transferring data via network interface, centering around an NoC backbone.
  • An aspect of the present invention provides a packet data communication on-chip interconnect system efficiently controlling a lock operation performed between a master IP and a slave IP
  • An aspect of the present invention also provides a packet data communication on-chip interconnect system which adds a simple operation logic to a network interface.
  • An aspect of the present invention also provides a packet data communication on-chip interconnect system in which traffic efficiency of the entire NoC as well as throughput may be improved.
  • a network interface of a packet data communication on-chip interconnect system according to claim 1.
  • FIG. 2 is a diagram illustrating a packet data communication on-chip interconnect system 200 according to an exemplary embodiment of the present invention.
  • the packet data communication on-chip interconnect system 200 includes a Network on-Chip (NoC) backbone 210 and at least one IP block 220 to 250 performing a series of processes according to an AXI protocol.
  • NoC Network on-Chip
  • each of the IP blocks 220 to 250 accesses the NoC backbone 210 to perform a transaction with other IP blocks or to be connected to network interfaces (NIs) 221, 231, 241, and 251 interfacing a data burst transferred from other IP blocks.
  • NIs network interfaces
  • Master IP blocks 220, 230 and 240 perform transactions with a slave IP block 250 via at least one router (not shown) included in the NoC backbone 210.
  • the NoC backbone 210 routes a packet or a flit according to the AXI protocol, between a plurality of the IP blocks 220 to 250.
  • the master IP blocks 220, 230 and 240 may transfer packet data formed of a header and a payload to the slave IP block 250 and may record or read data from the slave IP block 250.
  • the NoC backbone 210 routes the packet data transferred between the master IP blocks 220, 230 and 240 and the slave IP block 250 with reference to a destination address included in the packet data.
  • the described packet may be transferred after being divided into a predetermined size of a flit.
  • the data transferred between several IP blocks via the NoC backbone 210 is transferred in a form of a packet or flit and the packet or flit data transferred via the NoC backbone 210 may be designated by a data burst.
  • the header of the packet data may include a data length, lock information, a source identification (ID), a destination ID, and a packet type, such as a data read/write request.
  • the payload may include an address of a slave IP block in which data is read or written, and data. Particularly, when lock access request information is included in the header, a flit input from another IP block may not be input to the slave IP block performing the lock operation while a master IP block communicates with the slave IP block and may be input to the relevant IP block after the lock operation is finished by an unlock transfer issued from the master IP block.
  • packet data is transferred according to the AXI protocol in the packet data communication on-chip interconnect system according to the present exemplary embodiment in the present specification, it can also be applied to a packet data communication on-chip interconnect system operating by other protocols supporting a lock operation, such as Advanced High-performance Bus (AHB) protocol or Advanced Peripheral Bus (APB) protocol in addition to the AXI protocol.
  • AXI protocol Advanced High-performance Bus
  • APIB Advanced Peripheral Bus
  • the NIs 221, 231, 241, and 251 of each of the IP blocks 220 to 250 buffers a lock sequence input from other master IP blocks while performing transaction with a particular master IP block or, if it cannot do this because it is performing a lock operation with a particular master IP block, the NI 251 generates an error response with respect to a data burst input from other IP blocks and transfers the error response to the master IP block inputting the data burst.
  • problems of the described related art technology namely, a case in which a lock sequence is input from the master IP1 220 while performing transaction between the master IP2 230 and the slave IP block 250.
  • FIG. 3 an operation of the network interface of the packet data communication on-chip interconnect system according to an exemplary embodiment of the present invention will be schematically described below.
  • the master IP2 230 transfers a flit burst 310 formed of addresses A1 and A2 to the slave IP block 250, and the master IP1 220 inputs a lock sequence burst 320 to the slave IP block 250, while master IP2 is transferring a flit burst formed of data D1 and D2.
  • the lock sequence burst 320 input from the master IP1 220 is not accepted. Accordingly, the master IP1 220 has to wait for a ready response with respect to a lock access request for a predetermined amount of time or has to again transfer a lock sequence burst 320 when the response is not received from the slave IP block 250.
  • the network interface 251 buffers the lock sequence burst 320 input from the master IP1 220 in a buffer and transfers the buffered lock sequence burst 320 to the slave IP block 250.
  • a maximum length of a burst is 2 and flits including an address and data are divided and transferred into two bursts.
  • FIG. 4 an operation of the network interface of the packet data communication on-chip interconnect system according to another exemplary embodiment of the present invention will be schematically described below.
  • the master IP1 220 tries to transfer a flit burst 420 formed of an address A21 and data D21, D22, and D23 to the slave IP block 250.
  • the master IP2 230 only transfers the lock flit burst 410 and does not transfer a lock flit burst 430.
  • the slave IP block 250 operates in a lock operation mode with the master IP2 230 until an unlock transfer 440 is issued from the master IP2 230.
  • the network interface 251 discards the flit burst 420 transferred from the master IP1 220 and generates and transfers an error response to the master IP1 220.
  • the master IP1 220 receiving the error response may retransfer the flit burst 420 to the slave IP block 250 after the unlock transfer 440 is issued from the master IP2 230.
  • the error response described with reference to FIG. 4 may be, for example, a slave error response (SLVERR) that is one of AXI protocol responses.
  • SVERR slave error response
  • FIG. 5 is a block diagram illustrating a configuration of the network interface according to an exemplary embodiment of the present invention.
  • the network interface of a group of slave IP blocks included in the packet data communication on-chip interconnect system includes a state controller 510, a buffer 520, and a response generator 530.
  • the network interface may include the state controller 510 and the buffer 520 or the state controller 510 and the response generator 530.
  • the network interface 500 included in the packet data communication on-chip interconnect system processes data transactions between the NoC backbone 210 and the IP blocks 220 to 250 operating as a master or a slave.
  • Methods of operating the network interface 500 (hereinafter, referred to as the NI 500) according to the present exemplary embodiment will be described below with reference to FIGS. 6 and 7 .
  • FIG. 6 is a flowchart illustrating an operation method of the network interface according to an exemplary embodiment of the present invention.
  • the NI 500 is in an idle state in which transaction with a master IP block or a slave IP block is not performed (601).
  • the NI 500 receives a data burst from a first master IP block and transfer the data burst to a slave IP block (602), and packet data transaction is performed (603).
  • the NI 500 buffers the input lock sequence to the buffer 520 (605).
  • the state controller 510 controls the buffering of the lock sequence input from the second master IP block to the NI 500.
  • the NI 500 transfers the lock sequence buffered to the buffer 520 to the slave IP block (607).
  • the slave IP block transfers a ready response to the second master IP block and a lock operation is performed between the second master IP block and the slave IP block (608).
  • FIG. 7 is a flowchart illustrating an operation method of the network interface according to another exemplary embodiment of the present invention.
  • the NI 500 is in an idle state in which transaction with a master IP block or a slave IP block is not performed (701).
  • the NI 500 receives a lock sequence from a first master IP block (702) and transfers the lock sequence to the slave IP block via the NI 500, and the lock operation is performed (703).
  • the state controller 510 controls discarding of the received flit burst and the response generator 530 to generate a SLVERR response (705).
  • the generated SLVERR response is transferred to the second master IP block (706).
  • the second master IP block retransfers the flit burst transferred in 704 (708).
  • the flit burst transferred from the second master IP block is transferred to the slave IP block via the NI 500, and the second master IP block and the slave IP block transfer and receive the flit burst and perform transaction (709).
  • the function used in the method and apparatus disclosed in the present specification can also be embodied as computer readable codes on a computer readable recording medium.
  • the computer readable recording medium is any data storage device that can store data which can be thereafter read by a computer system. Examples of the computer readable recording medium include read-only memory (ROM), random-access memory (RAM), CD-ROMs, magnetic tapes, floppy disks, optical data storage devices, and carrier waves (such as data transmission through the Internet).
  • the computer readable recording medium can also be distributed over network coupled computer systems so that the computer readable code is stored and executed in a distributed fashion.

Claims (17)

  1. Netzwerkschnittstelle eines On-Chip-Schaltsystems für Paketdatenkommunikation, wobei die Netzwerkschnittstelle dadurch gekennzeichnet ist, dass sie Folgendes umfasst:
    eine Zustandssteuerung (510) zum Überwachen einer Transaktion zwischen einem Slave-IP-(Geistiges Eigentum)-Block und wenigstens einem über ein Netzwerk-on-Chip-Backbone angeschlossenen Naster-IP-Block; und
    einen Puffer (520) zum Puffern einer Sperrsequenz und/oder eines Datenbursteingangs vom Master-IP-Block,
    wobei die Zustandssteuerung (510), wenn die Sperrsequenz von einem zweiten Master-IP-Block empfangen wird, während der Slave-IP-Block mit dem ersten Master-IP-Block transagiert, die Aufgabe hat, die Pufferung der Sperrsequenz im Puffer (520) zu steuern, und wobei die Zustandssteuerung (510), wenn die Transaktion zwischen dem Slave-IP-Block und dem ersten Master-IP-Block abgeschossen ist, die Aufgabe hat, das Leiten der gepufferten Sperrsequenz zum Slave-IP-Block zu steuern.
  2. Netzwerkschnittstelle nach Anspruch 1, wobei die Netzwerkschnittstelle die Aufgabe hat, ein Advanced High-Performance Busprotokoll, ein Advanced Peripheral Busprotokoll und/oder ein Advanced Extensible Interface Protokoll zu unterstützen.
  3. Netzwerkschnittstelle nach Anspruch 1 oder 2, das ferner eine Response-Erzeugungseinheit (530) mit der Aufgabe umfasst, eine Fehler-Response gemäß der Steuerung der Zustandssteuerung (520) zu erzeugen,
    und wobei die Zustandssteuerung (510), wenn der Datenburst von einem zweiten Master-IP-Blook eingegeben wird, während der Slave-IP-Block in einem Sperrbetrieb mit einem ersten Master-IP-Block ist, die Aufgabe hat, das Verwerfen des zum Puffer (520) gepufferten Datenburst und das Erzeugen der von der Response-Erzeugungseinheit (530) erzeugten Fehler-Response und das Leiten der Fehler-Response zum zweiten Master-IP-Block über das Netzwerk-on-Chip-Backbone zu steuern.
  4. Netzwerkschnittstelle nach Anspruch 3, wobei die Fehler-Response eine Slave-Fehler-Response ist, die ein Renponse-Signal eines Advanced Extensible Interface Protokolls ist.
  5. Netzwerkschnittstelle nach Anspruch 3 oder 4, wobei der Datenbursteingang vom zweiten Master-IP-Block eine Sperrsequenz ist.
  6. Netzwerkschnittstelle nach Anspruch 3, wobei die Netzwerkschnittstelle die Aufgabe hat, ein Advanced High-Performance Busprotokoll, ein Advanced Peripheral Busprotokoll und/oder ein Advanced Extensible Interface Protokoll zu unterstützen.
  7. on-Chip-Schaltsystem (200) für Paketdatenkommunikation, das Folgendes umfasst:
    wenigstens einen Master-IP-Block (220);
    wenigstens einen Slave-IP-Block (250);
    ein Netzwerk-on-chip-Backbone, das wenigstens einen Router mit der Aufgabe umfasst, die Paketdatenübertragung zwischen dem wenigstens einen Master-IP-Block (220) und dem wenigstens einen Slave-IP-Block (250) zu steuern;
    eine Netzwerkschnittstelle (221) nach einem der vorherigen Ansprüche.
  8. System nach Anspruch 7, wobei die Netzwerkschnittstelle ein Advanced High-Performance Busprotokoll, ein Advanced Peripheral Busprotokoll und/oder ein Advanced Extensible Interface Protokoll unterstützt.
  9. System nach Anspruch 7 oder 8, das Folgendes umfasst:
    eine erste Netzwerkschnittstelle (221) nach Anspruch 1 mit der Aufgabe, den wenigstens einen Master-IP-Block (220) mit dem Netzwerk-on-Chip-Backbone (210) zu verbinden; und
    eine zweite Netzwerkschnittstelle (251) nach Anspruch 3 mit der Aufgabe, den wenigstens einen Slave-IP-Block (220) mit dem Netzwerk-on-Chip-Backbone (210) zu verbinden.
  10. System nach Anspruch 9, wobei die Fehler-Response eine Slave-Fehler-Response ist, die ein Response-Signal eines Advanced Extensible Interface Protokolls ist.
  11. System nach Anspruch 9, wobei die erste und die zweite Netzwerkschnittstelle ein Advanced High-Performance Busprotokoll, ein Advanced Peripheral Busprotokoll und/oder ein Advanced Extensible Interface Protokoll unterstützen.
  12. System nach Anspruch 9, wobei der zweite Master-IP-Block die Fehler-Response empfängt und die Transaktion zu dem wenigstens einen Slave-IP-Block weiterleitet, wenn ein ungesperrter Transfer vom ersten Master-IP-Block ausgegeben wird.
  13. Verfahren zum Verarbeiten von Paketdaten in einer Netzwerkschnittstelle eines On-Chip-Schaltsystems für Paketdatenkommunikation, wobei das Verfahren dadurch gekennzeichnet ist, dass es Folgendes beinhaltet:
    überwachen von Transaktionen zwischen einem Slave-IP-Block und wenigstens einem über ein Netzwerk-on-Chip-Backbone angeschlossenen IP-Block;
    wenn eine Sperrsequenz von einem zweiten Master-IP-Block eingegeben wird, während der Slave-IP-Block mit einem ersten Master-IP-Block transagiert, Puffern der vom zweiten Master-IP-Block eingegebenen Sperrsequenz in einem Puffer; und
    wenn die Transaktion zwischen dem Slave-IP-Block und dem ersten Master-IP-Block abgeschlossen ist, Leiten der in dem Puffer gepufferten Sperrsequenz zum Slave-IP-Block.
  14. Verfahren nach Anspruch 13, das ferner die folgenden Schritte beinhaltet:
    wenn ein Datenburst von einem zweiten Master-IP-Block eingegeben wird, während eine Sperrsequenz von einem ersten Master-IP-Block zum Slave-IP-block geleitet wird, Verwerfen des eingegebenen Datenburst;
    Erzeugen einer Fehler-Response; und
    Leiten der Fehler-Response zum zweiten Master-IP-Block über das Netzwerk-on-Chip-Backbone.
  15. Verfahren nach Anspruch 13 oder 14, wobei die Netzwerkschnittstelle die Aufgabe hat, ein Advanced High-Performance Busprotokoll, ein Advanced Peripheral Busprotokoll und/oder ein Advanced Extensible Interface Protokoll zu unterstützen.
  16. Computerprogramm, das Computerprogrammcode zum Ausführen aller Schritte nach einem der Ansprüche 13 bis 15 umfasst, wenn das genannte Programm auf einem Computer abgearbeitet wird.
  17. Computerprogramm nach Anspruch 16, das auf einem rechnerlesbaren Medium ausgestaltet ist.
EP20060253821 2005-12-22 2006-07-20 Netzwerkschnittstelle zur Verriegelungsoperationssteuerung und Verfahren dafür Active EP1830279B1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR20050127558A KR100687659B1 (ko) 2005-12-22 2005-12-22 Ａｘｉ 프로토콜에 따른 락 오퍼레이션을 제어하는네트워크 인터페이스, 상기 네트워크 인터페이스가 포함된패킷 데이터 통신 온칩 인터커넥트 시스템, 및 상기네트워크 인터페이스의 동작 방법

Publications (3)

Publication Number Publication Date
EP1830279A2 EP1830279A2 (de) 2007-09-05
EP1830279A3 EP1830279A3 (de) 2007-12-12
EP1830279B1 true EP1830279B1 (de) 2010-03-17

Family

ID=38104801

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20060253821 Active EP1830279B1 (de) 2005-12-22 2006-07-20 Netzwerkschnittstelle zur Verriegelungsoperationssteuerung und Verfahren dafür

Country Status (4)

Country Link
US (1) US7813363B2 (de)
EP (1) EP1830279B1 (de)
JP (1) JP4512068B2 (de)
KR (1) KR100687659B1 (de)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100653087B1 (ko) * 2005-10-17 2006-12-01 삼성전자주식회사 ＡＸＩ가 적용된 ＮｏＣ 시스템 및 그 인터리빙 방법
US8301885B2 (en) * 2006-01-27 2012-10-30 Fts Computertechnik Gmbh Time-controlled secure communication
WO2008038235A2 (en) * 2006-09-27 2008-04-03 Ecole Polytechnique Federale De Lausanne (Epfl) Method to manage the load of peripheral elements within a multicore system
EP1950932A1 (de) * 2007-01-29 2008-07-30 Stmicroelectronics Sa System zur Datenübertragung innerhalb eines Netzwerkes zwischen Knoten des Netzwerkes und Datenflusssteuerungsverfahren für die Übertragung dieser Daten
EP2009554A1 (de) * 2007-06-25 2008-12-31 Stmicroelectronics SA Verfahren zur Datenübertragung von einem Quelltarget zu einem Zieltarget und entsprechende Netzwerkschnittstelle
US8108908B2 (en) 2008-10-22 2012-01-31 International Business Machines Corporation Security methodology to prevent user from compromising throughput in a highly threaded network on a chip processor
KR101077900B1 (ko) * 2010-04-09 2011-10-31 숭실대학교산학협력단 네트워크 효율성을 고려한 ＳｏＣ 기반 시스템 네트워크에서의 인터페이스 장치의 통신방법 및 그에 의해 통신하는 인터페이스 장치
US20110261885A1 (en) * 2010-04-27 2011-10-27 De Rivaz Peter Francis Chevalley Method and system for bandwidth reduction through integration of motion estimation and macroblock encoding
KR101841173B1 (ko) * 2010-12-17 2018-03-23 삼성전자주식회사 리오더 버퍼를 이용한 메모리 인터리빙 장치 및 그 메모리 인터리빙 방법
JP2013196167A (ja) 2012-03-16 2013-09-30 Toshiba Corp 情報処理装置
JP6015054B2 (ja) 2012-03-27 2016-10-26 株式会社ソシオネクスト エラー応答回路、半導体集積回路及びデータ転送制御方法
US8885510B2 (en) 2012-10-09 2014-11-11 Netspeed Systems Heterogeneous channel capacities in an interconnect
US9471726B2 (en) 2013-07-25 2016-10-18 Netspeed Systems System level simulation in network on chip architecture
US9473388B2 (en) 2013-08-07 2016-10-18 Netspeed Systems Supporting multicast in NOC interconnect
US20150103822A1 (en) * 2013-10-15 2015-04-16 Netspeed Systems Noc interface protocol adaptive to varied host interface protocols
CN103605625B (zh) * 2013-11-29 2016-04-06 山东大学 基于AXI总线的Nor Flash芯片的控制方法
US9699079B2 (en) 2013-12-30 2017-07-04 Netspeed Systems Streaming bridge design with host interfaces and network on chip (NoC) layers
US9473415B2 (en) 2014-02-20 2016-10-18 Netspeed Systems QoS in a system with end-to-end flow control and QoS aware buffer allocation
US9742630B2 (en) 2014-09-22 2017-08-22 Netspeed Systems Configurable router for a network on chip (NoC)
US9571341B1 (en) 2014-10-01 2017-02-14 Netspeed Systems Clock gating for system-on-chip elements
US9660942B2 (en) 2015-02-03 2017-05-23 Netspeed Systems Automatic buffer sizing for optimal network-on-chip design
US9444702B1 (en) 2015-02-06 2016-09-13 Netspeed Systems System and method for visualization of NoC performance based on simulation output
US9568970B1 (en) 2015-02-12 2017-02-14 Netspeed Systems, Inc. Hardware and software enabled implementation of power profile management instructions in system on chip
US9928204B2 (en) 2015-02-12 2018-03-27 Netspeed Systems, Inc. Transaction expansion for NoC simulation and NoC design
US10050843B2 (en) 2015-02-18 2018-08-14 Netspeed Systems Generation of network-on-chip layout based on user specified topological constraints
US10348563B2 (en) 2015-02-18 2019-07-09 Netspeed Systems, Inc. System-on-chip (SoC) optimization through transformation and generation of a network-on-chip (NoC) topology
US9864728B2 (en) 2015-05-29 2018-01-09 Netspeed Systems, Inc. Automatic generation of physically aware aggregation/distribution networks
US9825809B2 (en) 2015-05-29 2017-11-21 Netspeed Systems Dynamically configuring store-and-forward channels and cut-through channels in a network-on-chip
US10218580B2 (en) 2015-06-18 2019-02-26 Netspeed Systems Generating physically aware network-on-chip design from a physical system-on-chip specification
US10452124B2 (en) 2016-09-12 2019-10-22 Netspeed Systems, Inc. Systems and methods for facilitating low power on a network-on-chip
US20180159786A1 (en) 2016-12-02 2018-06-07 Netspeed Systems, Inc. Interface virtualization and fast path for network on chip
US10313269B2 (en) 2016-12-26 2019-06-04 Netspeed Systems, Inc. System and method for network on chip construction through machine learning
US10063496B2 (en) 2017-01-10 2018-08-28 Netspeed Systems Inc. Buffer sizing of a NoC through machine learning
US10084725B2 (en) 2017-01-11 2018-09-25 Netspeed Systems, Inc. Extracting features from a NoC for machine learning construction
US10469337B2 (en) 2017-02-01 2019-11-05 Netspeed Systems, Inc. Cost management against requirements for the generation of a NoC
US10298485B2 (en) 2017-02-06 2019-05-21 Netspeed Systems, Inc. Systems and methods for NoC construction
US10896476B2 (en) 2018-02-22 2021-01-19 Netspeed Systems, Inc. Repository of integration description of hardware intellectual property for NoC construction and SoC integration
US10983910B2 (en) 2018-02-22 2021-04-20 Netspeed Systems, Inc. Bandwidth weighting mechanism based network-on-chip (NoC) configuration
US11144457B2 (en) 2018-02-22 2021-10-12 Netspeed Systems, Inc. Enhanced page locality in network-on-chip (NoC) architectures
US10547514B2 (en) 2018-02-22 2020-01-28 Netspeed Systems, Inc. Automatic crossbar generation and router connections for network-on-chip (NOC) topology generation
US11176302B2 (en) 2018-02-23 2021-11-16 Netspeed Systems, Inc. System on chip (SoC) builder
US11023377B2 (en) 2018-02-23 2021-06-01 Netspeed Systems, Inc. Application mapping on hardened network-on-chip (NoC) of field-programmable gate array (FPGA)
KR102376750B1 (ko) 2018-09-13 2022-03-21 한국전자통신연구원 디버깅을 위한 네트워크를 포함하는 시스템 온 칩
CN111538688B (zh) * 2020-05-26 2021-11-16 北京爱芯科技有限公司 数据处理方法、装置、模组及芯片
CN113050780B (zh) * 2021-03-30 2023-04-14 西南电子技术研究所（中国电子科技集团公司第十研究所） 系统级SoC芯片低功耗控制电路

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5161227A (en) * 1989-11-13 1992-11-03 International Business Machines Corporation Multilevel locking system and method
US6141720A (en) * 1997-06-12 2000-10-31 Cabletron Systems, Inc. Method and apparatus for coordination of a shared object in a distributed system
US5983225A (en) * 1998-01-26 1999-11-09 Telenor As Parameterized lock management system and method for conditional conflict serializability of transactions
US6088757A (en) * 1998-08-28 2000-07-11 International Business Machines Corporation Computer program means and device for conducting high performance locking facility in a loosely coupled environment
US6629288B1 (en) * 2000-03-01 2003-09-30 Conexant Systems, Inc. Single clock cycle CRC engine
US6789153B1 (en) * 2001-02-20 2004-09-07 Lsi Logic Corporation Bridge for coupling digital signal processor to on-chip bus as slave
US7062589B1 (en) * 2003-06-19 2006-06-13 Altera Corporation Bus communication apparatus for programmable logic devices and associated methods
CN100538691C (zh) 2004-04-26 2009-09-09 皇家飞利浦电子股份有限公司 用于发出事务的集成电路、数据处理系统和方法
US7447946B2 (en) * 2004-11-05 2008-11-04 Arm Limited Storage of trace data within a data processing apparatus
KR100653087B1 (ko) 2005-10-17 2006-12-01 삼성전자주식회사 ＡＸＩ가 적용된 ＮｏＣ 시스템 및 그 인터리빙 방법

Also Published As

Publication number Publication date
EP1830279A2 (de) 2007-09-05
JP4512068B2 (ja) 2010-07-28
US20070147379A1 (en) 2007-06-28
EP1830279A3 (de) 2007-12-12
US7813363B2 (en) 2010-10-12
JP2007172575A (ja) 2007-07-05
KR100687659B1 (ko) 2007-02-27

Similar Documents

Publication Publication Date Title
EP1830279B1 (de) Netzwerkschnittstelle zur Verriegelungsoperationssteuerung und Verfahren dafür
US6557069B1 (en) Processor-memory bus architecture for supporting multiple processors
JP5036120B2 (ja) 非ブロック化共有インターフェイスを持つ通信システム及び方法
US6765922B1 (en) Speculative transmit for system area network latency reduction
EP1775896B1 (de) Netzwerk-on-Chip-System mit Advanced Extensible Interface (AXI) Protokoll
US7493426B2 (en) Data communication method and apparatus utilizing programmable channels for allocation of buffer space and transaction control
US7613849B2 (en) Integrated circuit and method for transaction abortion
US20090147783A1 (en) Buffering architecture for packet injection and extraction in on-chip networks
JP5231400B2 (ja) マルチプロセッサ・ゲートウェイ
US7249207B2 (en) Internal data bus interconnection mechanism utilizing central interconnection module converting data in different alignment domains
JP2002508100A (ja) 異なるデータ転送速度での共用メモリへのアクセスを制御するパケット・ルーティング・スイッチ
US10104006B2 (en) Bus interface apparatus, router, and bus system including them
JP2007535057A (ja) 集積回路及びトランザクション発信方法
CN111177065A (zh) 一种多芯片互联方法和装置
JP2007534052A (ja) 集積回路及びトランザクション撤回方法
KR101355626B1 (ko) 네트워크 제어 장치
US20230208776A1 (en) On chip router
US20050169170A1 (en) Space-efficient storage command and data routing system and method
KR101061187B1 (ko) 버스 시스템 및 그 제어 장치
US20040225707A1 (en) Systems and methods for combining a slow data stream and a fast data stream into a single fast data stream
Alimi et al. Network-on-Chip Topologies: Potentials, Technical Challenges, Recent Advances and Research Direction
US8984193B1 (en) Line speed sequential transaction packet processing
US8356124B1 (en) Method and system for processing packet transfers
CN117370246A (zh) Usb3.1降速桥的数据传输系统以及usb3.1降速桥
Wang et al. Gemini NI: An Integration of Two Network Interfaces

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20060802

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK YU

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 13/38 20060101ALI20071030BHEP

Ipc: G06F 13/42 20060101AFI20071030BHEP

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK YU

17Q First examination report despatched

Effective date: 20080507

AKX Designation fees paid

Designated state(s): GB

REG Reference to a national code

Ref country code: DE

Ref legal event code: 8566

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RIN1 Information on inventor provided before grant (corrected)

Inventor name: RHIM, SANG WOO

Inventor name: KIM, EUI SEOK

Inventor name: LEE, BEOM HAK

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20101220

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230524

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230601

Year of fee payment: 18