EP1817778B1 - Composant multicouche pourvu de plusieurs varistances de capacite differente en tant qu'element de protection contre les decharges electrostatiques - Google Patents

Composant multicouche pourvu de plusieurs varistances de capacite differente en tant qu'element de protection contre les decharges electrostatiques Download PDF

Info

Publication number
EP1817778B1
EP1817778B1 EP05824292.6A EP05824292A EP1817778B1 EP 1817778 B1 EP1817778 B1 EP 1817778B1 EP 05824292 A EP05824292 A EP 05824292A EP 1817778 B1 EP1817778 B1 EP 1817778B1
Authority
EP
European Patent Office
Prior art keywords
varistor
electrodes
electrode
internal electrodes
internal electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP05824292.6A
Other languages
German (de)
English (en)
Other versions
EP1817778A1 (fr
Inventor
Thomas Feichtinger
Thomas Pürstinger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Electronics AG
Original Assignee
Epcos AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Epcos AG filed Critical Epcos AG
Publication of EP1817778A1 publication Critical patent/EP1817778A1/fr
Application granted granted Critical
Publication of EP1817778B1 publication Critical patent/EP1817778B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01C—RESISTORS
    • H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
    • H01C7/18—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material comprising a plurality of layers stacked between terminals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01C—RESISTORS
    • H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
    • H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01C—RESISTORS
    • H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
    • H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
    • H01C7/105—Varistor cores

Definitions

  • the invention relates to an electrical multilayer component comprising ESD protection elements.
  • a ceramic multilayer varistor which has mutually opposite internal electrodes.
  • the internal electrodes connected to the same electrical potential are arranged one above the other.
  • the electrode stacks connected to different electrical potentials are arranged next to each other. This device is used as ESD protection of high-frequency circuits and data lines.
  • the publication EP 1 369 881 A2 shows a multilayer component, in which in a main body oppositely arranged multilayer capacitors are connected to a common, led out on an end face of the main body ground electrode.
  • the main body comprises dielectric layers with a varistor effect and electrode layers arranged therebetween.
  • the object of the present invention is to specify a multilayer component with ESD protective elements which is suitable both as ESD protection of high-frequency circuits and data lines and as ESD protection of supply lines.
  • An electrical component is specified in which a first varistor (with a relatively large capacitance and power compatibility) is formed by two overlapping electrodes and a varistor ceramic arranged between them, and in which a second varistor (having a relatively small capacitance due to its preferably small active volume) is formed by two internal electrodes lying in one plane and a varistor ceramic arranged between them.
  • a multilayer component is specified with a basic body, on the side surfaces of which external contacts are arranged, which are connected to internal electrodes arranged in the main body.
  • the main body has a plurality of layers of varistor ceramic (eg ZnO-Bi, ZnO-Pr), between which metallization levels with electrode structures formed therein are arranged.
  • a first varistor is formed by a pair of superimposed internal electrodes and the varistor ceramic arranged therebetween.
  • a second varistor is formed by two juxtaposed inner electrodes and arranged between their mutually facing side surfaces varistor ceramic.
  • the second varistor which is characterized by a low capacitance, is suitable as an ESD protection for a radio frequency or data line and can be connected between this fast signal line and ground.
  • the first varistor which is characterized by a higher Stromimpulragagiller and a much higher capacity, it can be connected between a power or voltage supply line and ground.
  • more than just one or two internal electrodes can be provided.
  • Two main surfaces of the superimposed internal electrodes lying opposite one another in the vertical direction span an active volume of the first varistor.
  • the active one Volume of the first varistor is preferably at least 0.001 mm 3 .
  • Two side surfaces of the juxtaposed inner electrodes, which lie opposite one another in the horizontal direction, span an active volume of the second varistor, which is preferably at most 10% of the active volume of the first varistor.
  • the distance between the juxtaposed inner electrodes is in a preferred variant at least 20 microns.
  • the first and the second varistor preferably share the same inner electrode, which is connected in a variant to ground, which z. B. represents a common reference potential for high-frequency or data lines and supply lines.
  • the inner electrode connected to the ground - preferably the electrode with the largest area in the corresponding plane - is referred to below as the first electrode and the inner electrodes disposed in the same plane next to the first electrode are referred to as second electrodes.
  • the arranged in the further level, the first electrode opposite the inner electrode is referred to as the third electrode and arranged in the same plane, lying adjacent to the third electrode inner electrodes as fourth electrodes.
  • Second varistors arranged in the first plane are each formed by the first electrode, in each case one of the second electrodes and the varistor ceramic located therebetween.
  • further second varistors are each through the third electrode, one each the fourth electrode and the varistor ceramic located therebetween.
  • the first electrode is preferably arranged centrally in the respective plane. However, it is also possible that the first electrode is arranged to one side of the first plane and the second electrodes are arranged to the opposite side of this plane.
  • the superimposed internal electrodes preferably have substantially equal areas.
  • the distance between two second electrodes is preferably at least twice as large as the distance between the first and one of the second electrodes.
  • All features relating to the first level, the first electrode and the second electrode are - as far as technically feasible - transferable to the second level, third electrode and fourth electrodes.
  • a plurality of first electrodes or a divided first electrode may be provided.
  • the first plane is divided in a lateral direction into two edge regions and a middle region arranged therebetween, wherein the first electrode is arranged in the middle region and the second electrodes are arranged in the edge regions, the middle region being free from the second electrodes.
  • the terminals of the first and third electrodes are opposite side surfaces of the main body led out.
  • the terminals of the second and fourth electrodes may be led out to like side surfaces of the main body as the first and the third electrode. Only two side surfaces of the main body are covered with external contacts. But it is also possible to occupy all side surfaces of the body with at least one external contact.
  • the first and second planes preferably have essentially identically dimensioned and identically arranged electrode structures.
  • Mutually associated second and fourth electrodes can be arranged one above the other or offset from one another and connected to the same external contact.
  • the formed in different levels second varistors whose electrodes are arranged one above the other, are preferably connected on one side to the same external contact.
  • the second varistors formed in the same plane are preferably connected to different external contacts, wherein each external contact can be connected to a separate signal line. This makes it possible to suppress several fast signal lines by a single compact device.
  • a first high-capacitance varistor may be formed, which may be formed by a further first electrode, a further third electrode lying opposite it in the vertical direction, and a third electrode arranged in between Varistor ceramic is formed.
  • Two first varistors may also have a common electrode which can be connected to ground, wherein these varistors are connected on the other side to a respective external contact or can be connected to the respective own supply line.
  • the first varistor can be realized by a stack of superimposed electrodes (instead of only a pair of internal electrodes arranged one above the other). In this case, first and third electrodes are arranged alternately in the vertical direction. It is also possible for a plurality of first and second planes (with second or fourth electrodes) to be provided, which are arranged alternately.
  • the multilayer component is preferably suitable for surface mounting.
  • the external contacts are designed such that they each extend beyond the side surface of the base body and are partially arranged at least on the lower main surface of the base body.
  • the switching voltage of a varistor formed in the vertical direction, d. H. the varistor voltage between the superimposed internal electrodes is preferably at least 5 V at a current load of 1 mA.
  • the varistor voltage in an advantageous variant is at most 250 V.
  • the switching voltage of a varistor formed in the horizontal direction ie the varistor voltage between the juxtaposed internal electrodes, is preferably at least 10 V at a current load of 1 mA. In an advantageous variant, the varistor voltage is at most 500 V.
  • Figures 1A to 1D show various views of a device according to the invention with a base body GK, which has a plurality of layers of varistor ceramic, between which a first metallization E1 are formed therein with internal electrodes IE10, IE11 and a second metallization E2 formed therein with internal electrodes IE20, IE21.
  • FIG. 1A corresponds to a cross section through the device along the in FIGS. 1B and 1C shown line A-A '.
  • FIG. 1B shows the first level E1 and Figure 1C the second level E2 of the device according to Figure 1A
  • the first inner electrode IE10 has a larger area than the second inner electrode IE11 arranged next to it.
  • the below the The first inner electrode IE10 arranged third inner electrode IE20 has a larger area than the arranged next to her or below the second inner electrode IE11 fourth inner electrode IE21.
  • the inner electrode IE10 is connected to an outer contact 1 and the inner electrode IE20 to an outer contact 2.
  • the internal electrodes IE11, IE21 are connected to a further external contact 3.
  • the external contacts 1 and 2 are arranged on opposite first side surfaces of the main body GK.
  • the outer contact 3 is arranged on a second side surface of the main body GK, which is perpendicular to the first side surfaces. In this variant, only three side surfaces are occupied by external contacts.
  • a first varistor (varistor V1 in Figure 1E ) is formed by the opposed inner electrodes IE10, IE20 and a varistor ceramic disposed therebetween.
  • the first inner electrode IE10 and the third inner electrode IE20 preferably have the same areas.
  • a second varistor V21 is formed by the inner electrodes IE10, IE11 juxtaposed in the first plane E1 and a varistor ceramic arranged therebetween.
  • a further second varistor V25 is formed by the inner electrodes IE20, IE21 arranged side by side in the second plane E2 and a varistor ceramic arranged therebetween.
  • An active volume of a varistor is the volume of a varistor material arranged between two electrodes.
  • the active volume of the first varistor V1 is clamped between the mutually facing main surfaces of the internal electrodes IE10 and IE20 and is at least 0.001 mm 3 .
  • the active volume of the second varistor V21 is clamped between opposite side surfaces of the first inner electrode IE10 and the second inner electrode IE11.
  • the active volume of the second varistor V21 is clear -. B. by at least one order of magnitude, in a preferred variant by at least two orders of magnitude - smaller than the active volume of the first varistor V1.
  • FIG. 1D On the left is a view of the device according to Figures 1A to 1C from above, in the middle the plan view of the first side surface and shown on the right the plan view of the second side surface of the device.
  • the external contacts 1, 2, 3 go beyond the respective side surface and are partially arranged on a main surface (preferably underside) of the base body, wherein they form suitable electrical connections of the component for surface mounting.
  • the internal electrodes IE11 and IE21 connected to the same electric potential are stacked. In a variant of the invention, it is possible that these electrodes are laterally offset from each other.
  • first and the third inner electrode IE10, IE20 are connected to the external contacts arranged on the opposite side surfaces.
  • FIG. 2A a further variant of the invention is shown in which in the first plane E1, the first inner electrode IE10 between two second inner electrodes IE11, IE12 and in the second plane E2, the third inner electrode IE20 between two fourth inner electrodes IE21, IE22 is arranged.
  • the first varistor V1 and the second varistors V21, V25 are here and in the in FIGS. 3A to 3E presented variant as shown in Figures 1A to 1E.
  • a further second varistor is formed by the internal electrodes IE10, IE12 and a varistor ceramic arranged therebetween.
  • a further second varistor is formed by the internal electrodes IE20, IE22 and a varistor ceramic arranged therebetween.
  • FIGS. 3A to 3D different views of another, non-inventive, varistor device are shown, comprising a total of eight second varistors.
  • FIG. 3A shows this device in a schematic cross section along the line A-A '.
  • FIGS. 3B, 3C show the top view of the first E1 and second E2 plane E2 of the device.
  • a first inner electrode IE10 and four second inner electrodes IE11, IE12, IE13 and IE14 are arranged in the first plane E1 between two groups of second internal electrodes.
  • a third inner electrode is IE20 and four fourth internal electrodes IE21, IE22, IE23 and IE24 arranged.
  • the third inner electrode IE20 is arranged centrally in the plane E2 between two groups of fourth internal electrodes.
  • the second varistors are formed in the first plane E1 by a respective second inner electrode, the side surface of the first inner electrode IE10 opposite thereto and the varistor ceramic arranged therebetween.
  • the further second varistors are formed in the second plane E2 by a respective fourth inner electrode, the opposite side surface of the third inner electrode IE20 and the varistor ceramic arranged therebetween.
  • FIG. 3E is the equivalent circuit of the in the FIGS. 3A to 3D shown component.
  • the first varistor V1 is connected between the external contacts 2 and 5.
  • the external contact 2 is grounded.
  • All second varistors V21 to V28 are connected to the external contact 2.
  • the second varistor V21 defined by the internal electrodes IE10 and IE11 is connected to the external contact 1.
  • the second varistor V22 defined by the internal electrodes IE10 and IE12 is connected to the external contact 3.
  • the second varistor V23 defined by the internal electrodes IE10 and IE13 is connected to the external contact 4 and the second varistor V24 defined by the internal electrodes IE10 and IE14 is connected to the external contact 6.
  • the further second varistors V25 to V28 are formed corresponding to the second varistors V21 to V24 in the second plane E2 of the component.
  • the present invention which is defined by the features of claim 1, is not limited to the embodiments shown in this document or the number of elements shown. It is possible to form the electrode pair formed by the first and third inner electrodes to arrange arbitrarily in the corresponding metallization levels. It is possible to divide the first or the third inner electrode into two, preferably equal in area, partial electrodes and to connect these partial electrodes to a respective external electrical contact.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Thermistors And Varistors (AREA)

Claims (13)

  1. Composant électrique, comportant un corps de base (GK) sur les faces latérales duquel sont disposés des contacts externes (1, 2, 3, 4), des électrodes internes (IE10, IE11, IE20) disposées dans le corps de base (GK) et raccordées aux contacts externes (1, 2, 3, 4),
    dans lequel une première varistance (V1) est formée par deux électrodes internes se chevauchant (IE10, IE20) et une céramique de varistance disposée entre elles, et dans lequel une deuxième varistance (V21) est formée par deux électrodes internes (IE10, IE11) situées dans un plan et une céramique de varistance disposée entre elles,
    dans lequel les électrodes internes se chevauchant (IE10, IE20) de la première varistance (V1) et les électrodes internes (IE10, IE11) disposées dans un plan de la deuxième varistance (V21) sont raccordées à des contacts externes différents (1, 2, 3, 4),
    caractérisé en ce que les contacts externes (1, 2) des électrodes internes se chevauchant (IE10, IE20) sont disposés sur des premières surfaces latérales opposées du corps de base (GK), et en ce qu'un autre contact externe (3) de l'une des électrodes internes (IE10, IE11) disposées dans un plan est disposé sur une deuxième surface latérale du corps de base (GK) qui est perpendiculaire aux premières surfaces latérales.
  2. Composant selon la revendication 1,
    dans lequel une première électrode interne (IE10) et une deuxième électrode interne (IE11) sont disposées côte à côte dans un premier plan (E1),
    dans lequel une troisième électrode interne (IE20) chevauchant la première électrode interne (IE10) est disposée dans un deuxième plan (E2),
    dans lequel la première varistance (V1) est formée par la première électrode interne (IE10), la troisième électrode interne (IE20) et une céramique de varistance disposée entre elles,
    dans lequel la deuxième varistance (V21) est formée par la première électrode interne (IE10), la deuxième électrode interne (IE11) et une céramique de varistance disposée entre elles.
  3. Composant selon la revendication 2,
    comportant d'autres deuxièmes électrodes internes (IE11, IE12, IE14), dans lequel des deuxièmes varistances (V22, V23, V24) sont respectivement formées par la première électrode interne (IE10), l'une des autre deuxième électrode interne (IE11) et une céramique de varistance disposée entre elles.
  4. Composant selon la revendication 3,
    dans lequel la distance entre deux deuxièmes électrodes internes (IE12, IE13) est au moins deux fois supérieure à la distance entre la première électrode interne (IE10) et chacune des deuxièmes électrodes internes (IE11, IE12, IE13, IE14).
  5. Composant selon l'une des revendications 2 à 4,
    comportant une quatrième électrode interne (IE21) disposée à côté de la troisième électrode interne (IE20), dans lequel une autre deuxième varistance (V25) est formée par la quatrième électrode interne (IE21), la troisième électrode interne (IE20) et une céramique de varistance disposée entre elles.
  6. Composant selon la revendication 5,
    comportant d'autres quatrièmes électrodes internes (IE21, IE22, IE23, IE24),
    dans lequel d'autres deuxièmes varistances (V25, V26, V27, 28) sont respectivement formées par la troisième électrode interne (IE20), l'une des autres quatrièmes électrodes internes (IE22, IE23, IE24) et une céramique de varistance disposée entre elles.
  7. Composant selon les revendications 2 à 6,
    dans lequel un volume de varistance actif d'au moins 0,001 mm3 est interposé entre les première et troisième électrodes internes (IE10, IE20).
  8. Composant selon la revendication 7,
    dans lequel la distance entre les première et deuxième électrodes internes (IE10, IE11) est d'au moins 20 µm.
  9. Composant selon l'une des revendications 2 à 8,
    dans lequel la première électrode interne (IE10) présente une superficie supérieure à celle de la deuxième électrode interne (IE11).
  10. Composant selon l'une des revendications 2 à 9,
    dans lequel la première électrode interne (IE10) est disposée au centre dans le premier plan (E1).
  11. Composant selon l'une des revendications 2 à 10,
    dans lequel la première ou la troisième électrode (IE10, IE20) est raccordée à la masse.
  12. Composant selon l'une des revendications 2 à 11,
    dans lequel la céramique de varistance est constituée de ZnO-Bi ou de ZnO-Pr.
  13. Composant selon l'une des revendications 1 à 12,
    dans lequel la tension de varistance entre les électrodes internes adjacentes (IE20, IE21) est au maximum de 500 V pour une charge de courant de 1 mA.
EP05824292.6A 2004-12-03 2005-12-02 Composant multicouche pourvu de plusieurs varistances de capacite differente en tant qu'element de protection contre les decharges electrostatiques Active EP1817778B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102004058410.9A DE102004058410B4 (de) 2004-12-03 2004-12-03 Vielschichtbauelement mit ESD-Schutzelementen
PCT/DE2005/002183 WO2006058533A1 (fr) 2004-12-03 2005-12-02 Composant multicouche pourvu de plusieurs varistances de capacite differente en tant qu'element de protection contre les decharges electrostatiques

Publications (2)

Publication Number Publication Date
EP1817778A1 EP1817778A1 (fr) 2007-08-15
EP1817778B1 true EP1817778B1 (fr) 2018-10-03

Family

ID=35998899

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05824292.6A Active EP1817778B1 (fr) 2004-12-03 2005-12-02 Composant multicouche pourvu de plusieurs varistances de capacite differente en tant qu'element de protection contre les decharges electrostatiques

Country Status (5)

Country Link
US (1) US7986213B2 (fr)
EP (1) EP1817778B1 (fr)
JP (1) JP4741602B2 (fr)
DE (1) DE102004058410B4 (fr)
WO (1) WO2006058533A1 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004032706A1 (de) * 2004-07-06 2006-02-02 Epcos Ag Verfahren zur Herstellung eines elektrischen Bauelements und das Bauelement
DE102004058410B4 (de) 2004-12-03 2021-02-18 Tdk Electronics Ag Vielschichtbauelement mit ESD-Schutzelementen
JP2009088342A (ja) * 2007-10-01 2009-04-23 Aica Kogyo Co Ltd 多層プリント配線板とその製造方法
DE102009007316A1 (de) 2009-02-03 2010-08-05 Epcos Ag Elektrisches Vielschichtbauelement
DE102009010212B4 (de) 2009-02-23 2017-12-07 Epcos Ag Elektrisches Vielschichtbauelement
DE102009049077A1 (de) * 2009-10-12 2011-04-14 Epcos Ag Elektrisches Vielschichtbauelement und Schaltungsanordnung
DE102017105673A1 (de) * 2017-03-16 2018-09-20 Epcos Ag Varistor-Bauelement mit erhöhtem Stoßstromaufnahmevermögen

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1369881A2 (fr) * 2002-06-03 2003-12-10 Epcos Ag Composant électrique multicouche

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4460623A (en) * 1981-11-02 1984-07-17 General Electric Company Method of varistor capacitance reduction by boron diffusion
JPH0635462Y2 (ja) 1988-08-11 1994-09-14 株式会社村田製作所 積層型コンデンサ
US5075665A (en) * 1988-09-08 1991-12-24 Murata Manufacturing Co., Ltd. Laminated varistor
JP2976046B2 (ja) * 1991-06-27 1999-11-10 株式会社村田製作所 チップバリスタ
JPH07169649A (ja) * 1993-12-16 1995-07-04 Tdk Corp 積層貫通型コンデンサアレイ
US5880925A (en) * 1997-06-27 1999-03-09 Avx Corporation Surface mount multilayer capacitor
JPH11204309A (ja) * 1998-01-09 1999-07-30 Tdk Corp 積層型バリスタ
JPH11297508A (ja) * 1998-04-09 1999-10-29 Matsushita Electric Ind Co Ltd 積層型セラミック電子部品
DE19931056B4 (de) * 1999-07-06 2005-05-19 Epcos Ag Vielschichtvaristor niedriger Kapazität
JP2001035707A (ja) 1999-07-26 2001-02-09 Tdk Corp 積層チップバリスタ
DE10159451A1 (de) 2001-12-04 2003-06-26 Epcos Ag Elektrisches Bauelement mit einem negativen Temperaturkoeffizienten
DE10202915A1 (de) 2002-01-25 2003-08-21 Epcos Ag Elektrokeramisches Bauelement mit Innenelektroden
JP2003347109A (ja) 2002-05-27 2003-12-05 Matsushita Electric Ind Co Ltd 静電対策部品
DE10224565A1 (de) 2002-06-03 2003-12-18 Epcos Ag Elektrisches Vielschichtbauelement und Schaltungsanordnung
TWI236683B (en) * 2002-07-25 2005-07-21 Murata Manufacturing Co Varistor and manufacturing method thereof
DE10235011A1 (de) 2002-07-31 2004-02-26 Epcos Ag Elektrisches Vielschichtbauelement
DE10241674A1 (de) 2002-09-09 2004-03-25 Epcos Ag Mehrfachresonanzfilter
DE10313891A1 (de) 2003-03-27 2004-10-14 Epcos Ag Elektrisches Vielschichtbauelement
DE10317596A1 (de) 2003-04-16 2004-11-11 Epcos Ag Verfahren zur Erzeugung von Lotkugeln auf einem elektrischen Bauelement
DE102004010001A1 (de) 2004-03-01 2005-09-22 Epcos Ag Elektrisches Bauelement und schaltungsanordnung mit dem Bauelement
DE102004016146B4 (de) 2004-04-01 2006-09-14 Epcos Ag Elektrisches Vielschichtbauelement
DE102004031878B3 (de) 2004-07-01 2005-10-06 Epcos Ag Elektrisches Mehrschichtbauelement mit zuverlässigem Lötkontakt
DE102004032706A1 (de) 2004-07-06 2006-02-02 Epcos Ag Verfahren zur Herstellung eines elektrischen Bauelements und das Bauelement
DE102004058410B4 (de) 2004-12-03 2021-02-18 Tdk Electronics Ag Vielschichtbauelement mit ESD-Schutzelementen
DE102005016590A1 (de) 2005-04-11 2006-10-26 Epcos Ag Elektrisches Mehrschicht-Bauelement und Verfahren zur Herstellung eines Mehrschicht-Bauelements
DE102005022142B4 (de) 2005-05-12 2011-12-15 Epcos Ag Verfahren zur Herstellung eines elektrischen Durchführungsbauelementes
DE102005050638B4 (de) 2005-10-20 2020-07-16 Tdk Electronics Ag Elektrisches Bauelement
DE102006000935B4 (de) 2006-01-05 2016-03-10 Epcos Ag Monolithisches keramisches Bauelement und Verfahren zur Herstellung
DE102007007113A1 (de) 2007-02-13 2008-08-28 Epcos Ag Vielschicht-Bauelement

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1369881A2 (fr) * 2002-06-03 2003-12-10 Epcos Ag Composant électrique multicouche

Also Published As

Publication number Publication date
EP1817778A1 (fr) 2007-08-15
JP2008522419A (ja) 2008-06-26
WO2006058533A1 (fr) 2006-06-08
DE102004058410B4 (de) 2021-02-18
DE102004058410A1 (de) 2006-06-08
JP4741602B2 (ja) 2011-08-03
US20080186127A1 (en) 2008-08-07
US7986213B2 (en) 2011-07-26

Similar Documents

Publication Publication Date Title
EP2143117B1 (fr) Composant électrique multicouche comportant une structure de blindage sans contact électrique
EP1817778B1 (fr) Composant multicouche pourvu de plusieurs varistances de capacite differente en tant qu'element de protection contre les decharges electrostatiques
EP1606831B1 (fr) Composant multicouche electrique
EP1350257B1 (fr) Composant multicouche electrique et circuit antiparasites pourvu d'un tel composant
EP1369880B1 (fr) Composant électrique multicouche et circuit
EP0289794B1 (fr) Circuit RC
DE102005028498B4 (de) Elektrisches Vielschichtbauelement
WO2006119753A2 (fr) Element de traversee electrique et procede de realisation associe
EP1859459A1 (fr) Filtre de traversee et element electrique multicouche
EP1369881B1 (fr) Composant électrique multicouche
EP2366190B1 (fr) Composant électrique multicouche et configuration de circuit pourvu dudit composant
EP1497869A2 (fr) Composant a semi-conducteur dans lequel est integree une structure de condensateur comprenant une pluralite de couches de metallisation
DE102004010001A1 (de) Elektrisches Bauelement und schaltungsanordnung mit dem Bauelement
DE102004016146B4 (de) Elektrisches Vielschichtbauelement
EP1537655A1 (fr) Filtre de resonance multiple
DE60036238T2 (de) Vielschicht-Keramikkondensator für dreidimensionale Montage
EP2246866B1 (fr) Composant électrique et agencement de circuit
DE102004029411B4 (de) Keramischer Mehrschichtkondensator
EP2465123B1 (fr) Composant électrique multicouche
DE2439581C2 (de) Abgleichbarer Schichtkondensator
DE102007035889B4 (de) Schichtaufbau für einen Impulskondensator zum Erzeugen eines Hochspannungspulses, Impulskondensator, Schaltungsanordnung damit und dessen Verwendung

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20070404

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

DAX Request for extension of the european patent (deleted)
RBV Designated contracting states (corrected)

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 20080619

R17C First examination report despatched (corrected)

Effective date: 20080619

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: EPCOS AG

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 502005015928

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H01C0007100000

Ipc: H01C0007105000

RIC1 Information provided on ipc code assigned before grant

Ipc: H01C 7/105 20060101AFI20180420BHEP

Ipc: H01C 7/18 20060101ALI20180420BHEP

Ipc: H01C 7/10 20060101ALI20180420BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20180601

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

RIN1 Information on inventor provided before grant (corrected)

Inventor name: FEICHTINGER, THOMAS

Inventor name: PUERSTINGER, THOMAS

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502005015928

Country of ref document: DE

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: TDK ELECTRONICS AG

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502005015928

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20190704

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20190103

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181203

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190103

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20221219

Year of fee payment: 18

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230521