EP1817778B1 - Multilayered component with several varistors having different capacities as an esd protection element - Google Patents

Multilayered component with several varistors having different capacities as an esd protection element Download PDF

Info

Publication number
EP1817778B1
EP1817778B1 EP05824292.6A EP05824292A EP1817778B1 EP 1817778 B1 EP1817778 B1 EP 1817778B1 EP 05824292 A EP05824292 A EP 05824292A EP 1817778 B1 EP1817778 B1 EP 1817778B1
Authority
EP
European Patent Office
Prior art keywords
varistor
electrodes
electrode
internal electrodes
internal electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP05824292.6A
Other languages
German (de)
French (fr)
Other versions
EP1817778A1 (en
Inventor
Thomas Feichtinger
Thomas Pürstinger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Electronics AG
Original Assignee
Epcos AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Epcos AG filed Critical Epcos AG
Publication of EP1817778A1 publication Critical patent/EP1817778A1/en
Application granted granted Critical
Publication of EP1817778B1 publication Critical patent/EP1817778B1/en
Ceased legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01C—RESISTORS
    • H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
    • H01C7/18—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material comprising a plurality of layers stacked between terminals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01C—RESISTORS
    • H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
    • H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01C—RESISTORS
    • H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
    • H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
    • H01C7/105—Varistor cores

Definitions

  • the invention relates to an electrical multilayer component comprising ESD protection elements.
  • a ceramic multilayer varistor which has mutually opposite internal electrodes.
  • the internal electrodes connected to the same electrical potential are arranged one above the other.
  • the electrode stacks connected to different electrical potentials are arranged next to each other. This device is used as ESD protection of high-frequency circuits and data lines.
  • the publication EP 1 369 881 A2 shows a multilayer component, in which in a main body oppositely arranged multilayer capacitors are connected to a common, led out on an end face of the main body ground electrode.
  • the main body comprises dielectric layers with a varistor effect and electrode layers arranged therebetween.
  • the object of the present invention is to specify a multilayer component with ESD protective elements which is suitable both as ESD protection of high-frequency circuits and data lines and as ESD protection of supply lines.
  • An electrical component is specified in which a first varistor (with a relatively large capacitance and power compatibility) is formed by two overlapping electrodes and a varistor ceramic arranged between them, and in which a second varistor (having a relatively small capacitance due to its preferably small active volume) is formed by two internal electrodes lying in one plane and a varistor ceramic arranged between them.
  • a multilayer component is specified with a basic body, on the side surfaces of which external contacts are arranged, which are connected to internal electrodes arranged in the main body.
  • the main body has a plurality of layers of varistor ceramic (eg ZnO-Bi, ZnO-Pr), between which metallization levels with electrode structures formed therein are arranged.
  • a first varistor is formed by a pair of superimposed internal electrodes and the varistor ceramic arranged therebetween.
  • a second varistor is formed by two juxtaposed inner electrodes and arranged between their mutually facing side surfaces varistor ceramic.
  • the second varistor which is characterized by a low capacitance, is suitable as an ESD protection for a radio frequency or data line and can be connected between this fast signal line and ground.
  • the first varistor which is characterized by a higher Stromimpulragagiller and a much higher capacity, it can be connected between a power or voltage supply line and ground.
  • more than just one or two internal electrodes can be provided.
  • Two main surfaces of the superimposed internal electrodes lying opposite one another in the vertical direction span an active volume of the first varistor.
  • the active one Volume of the first varistor is preferably at least 0.001 mm 3 .
  • Two side surfaces of the juxtaposed inner electrodes, which lie opposite one another in the horizontal direction, span an active volume of the second varistor, which is preferably at most 10% of the active volume of the first varistor.
  • the distance between the juxtaposed inner electrodes is in a preferred variant at least 20 microns.
  • the first and the second varistor preferably share the same inner electrode, which is connected in a variant to ground, which z. B. represents a common reference potential for high-frequency or data lines and supply lines.
  • the inner electrode connected to the ground - preferably the electrode with the largest area in the corresponding plane - is referred to below as the first electrode and the inner electrodes disposed in the same plane next to the first electrode are referred to as second electrodes.
  • the arranged in the further level, the first electrode opposite the inner electrode is referred to as the third electrode and arranged in the same plane, lying adjacent to the third electrode inner electrodes as fourth electrodes.
  • Second varistors arranged in the first plane are each formed by the first electrode, in each case one of the second electrodes and the varistor ceramic located therebetween.
  • further second varistors are each through the third electrode, one each the fourth electrode and the varistor ceramic located therebetween.
  • the first electrode is preferably arranged centrally in the respective plane. However, it is also possible that the first electrode is arranged to one side of the first plane and the second electrodes are arranged to the opposite side of this plane.
  • the superimposed internal electrodes preferably have substantially equal areas.
  • the distance between two second electrodes is preferably at least twice as large as the distance between the first and one of the second electrodes.
  • All features relating to the first level, the first electrode and the second electrode are - as far as technically feasible - transferable to the second level, third electrode and fourth electrodes.
  • a plurality of first electrodes or a divided first electrode may be provided.
  • the first plane is divided in a lateral direction into two edge regions and a middle region arranged therebetween, wherein the first electrode is arranged in the middle region and the second electrodes are arranged in the edge regions, the middle region being free from the second electrodes.
  • the terminals of the first and third electrodes are opposite side surfaces of the main body led out.
  • the terminals of the second and fourth electrodes may be led out to like side surfaces of the main body as the first and the third electrode. Only two side surfaces of the main body are covered with external contacts. But it is also possible to occupy all side surfaces of the body with at least one external contact.
  • the first and second planes preferably have essentially identically dimensioned and identically arranged electrode structures.
  • Mutually associated second and fourth electrodes can be arranged one above the other or offset from one another and connected to the same external contact.
  • the formed in different levels second varistors whose electrodes are arranged one above the other, are preferably connected on one side to the same external contact.
  • the second varistors formed in the same plane are preferably connected to different external contacts, wherein each external contact can be connected to a separate signal line. This makes it possible to suppress several fast signal lines by a single compact device.
  • a first high-capacitance varistor may be formed, which may be formed by a further first electrode, a further third electrode lying opposite it in the vertical direction, and a third electrode arranged in between Varistor ceramic is formed.
  • Two first varistors may also have a common electrode which can be connected to ground, wherein these varistors are connected on the other side to a respective external contact or can be connected to the respective own supply line.
  • the first varistor can be realized by a stack of superimposed electrodes (instead of only a pair of internal electrodes arranged one above the other). In this case, first and third electrodes are arranged alternately in the vertical direction. It is also possible for a plurality of first and second planes (with second or fourth electrodes) to be provided, which are arranged alternately.
  • the multilayer component is preferably suitable for surface mounting.
  • the external contacts are designed such that they each extend beyond the side surface of the base body and are partially arranged at least on the lower main surface of the base body.
  • the switching voltage of a varistor formed in the vertical direction, d. H. the varistor voltage between the superimposed internal electrodes is preferably at least 5 V at a current load of 1 mA.
  • the varistor voltage in an advantageous variant is at most 250 V.
  • the switching voltage of a varistor formed in the horizontal direction ie the varistor voltage between the juxtaposed internal electrodes, is preferably at least 10 V at a current load of 1 mA. In an advantageous variant, the varistor voltage is at most 500 V.
  • Figures 1A to 1D show various views of a device according to the invention with a base body GK, which has a plurality of layers of varistor ceramic, between which a first metallization E1 are formed therein with internal electrodes IE10, IE11 and a second metallization E2 formed therein with internal electrodes IE20, IE21.
  • FIG. 1A corresponds to a cross section through the device along the in FIGS. 1B and 1C shown line A-A '.
  • FIG. 1B shows the first level E1 and Figure 1C the second level E2 of the device according to Figure 1A
  • the first inner electrode IE10 has a larger area than the second inner electrode IE11 arranged next to it.
  • the below the The first inner electrode IE10 arranged third inner electrode IE20 has a larger area than the arranged next to her or below the second inner electrode IE11 fourth inner electrode IE21.
  • the inner electrode IE10 is connected to an outer contact 1 and the inner electrode IE20 to an outer contact 2.
  • the internal electrodes IE11, IE21 are connected to a further external contact 3.
  • the external contacts 1 and 2 are arranged on opposite first side surfaces of the main body GK.
  • the outer contact 3 is arranged on a second side surface of the main body GK, which is perpendicular to the first side surfaces. In this variant, only three side surfaces are occupied by external contacts.
  • a first varistor (varistor V1 in Figure 1E ) is formed by the opposed inner electrodes IE10, IE20 and a varistor ceramic disposed therebetween.
  • the first inner electrode IE10 and the third inner electrode IE20 preferably have the same areas.
  • a second varistor V21 is formed by the inner electrodes IE10, IE11 juxtaposed in the first plane E1 and a varistor ceramic arranged therebetween.
  • a further second varistor V25 is formed by the inner electrodes IE20, IE21 arranged side by side in the second plane E2 and a varistor ceramic arranged therebetween.
  • An active volume of a varistor is the volume of a varistor material arranged between two electrodes.
  • the active volume of the first varistor V1 is clamped between the mutually facing main surfaces of the internal electrodes IE10 and IE20 and is at least 0.001 mm 3 .
  • the active volume of the second varistor V21 is clamped between opposite side surfaces of the first inner electrode IE10 and the second inner electrode IE11.
  • the active volume of the second varistor V21 is clear -. B. by at least one order of magnitude, in a preferred variant by at least two orders of magnitude - smaller than the active volume of the first varistor V1.
  • FIG. 1D On the left is a view of the device according to Figures 1A to 1C from above, in the middle the plan view of the first side surface and shown on the right the plan view of the second side surface of the device.
  • the external contacts 1, 2, 3 go beyond the respective side surface and are partially arranged on a main surface (preferably underside) of the base body, wherein they form suitable electrical connections of the component for surface mounting.
  • the internal electrodes IE11 and IE21 connected to the same electric potential are stacked. In a variant of the invention, it is possible that these electrodes are laterally offset from each other.
  • first and the third inner electrode IE10, IE20 are connected to the external contacts arranged on the opposite side surfaces.
  • FIG. 2A a further variant of the invention is shown in which in the first plane E1, the first inner electrode IE10 between two second inner electrodes IE11, IE12 and in the second plane E2, the third inner electrode IE20 between two fourth inner electrodes IE21, IE22 is arranged.
  • the first varistor V1 and the second varistors V21, V25 are here and in the in FIGS. 3A to 3E presented variant as shown in Figures 1A to 1E.
  • a further second varistor is formed by the internal electrodes IE10, IE12 and a varistor ceramic arranged therebetween.
  • a further second varistor is formed by the internal electrodes IE20, IE22 and a varistor ceramic arranged therebetween.
  • FIGS. 3A to 3D different views of another, non-inventive, varistor device are shown, comprising a total of eight second varistors.
  • FIG. 3A shows this device in a schematic cross section along the line A-A '.
  • FIGS. 3B, 3C show the top view of the first E1 and second E2 plane E2 of the device.
  • a first inner electrode IE10 and four second inner electrodes IE11, IE12, IE13 and IE14 are arranged in the first plane E1 between two groups of second internal electrodes.
  • a third inner electrode is IE20 and four fourth internal electrodes IE21, IE22, IE23 and IE24 arranged.
  • the third inner electrode IE20 is arranged centrally in the plane E2 between two groups of fourth internal electrodes.
  • the second varistors are formed in the first plane E1 by a respective second inner electrode, the side surface of the first inner electrode IE10 opposite thereto and the varistor ceramic arranged therebetween.
  • the further second varistors are formed in the second plane E2 by a respective fourth inner electrode, the opposite side surface of the third inner electrode IE20 and the varistor ceramic arranged therebetween.
  • FIG. 3E is the equivalent circuit of the in the FIGS. 3A to 3D shown component.
  • the first varistor V1 is connected between the external contacts 2 and 5.
  • the external contact 2 is grounded.
  • All second varistors V21 to V28 are connected to the external contact 2.
  • the second varistor V21 defined by the internal electrodes IE10 and IE11 is connected to the external contact 1.
  • the second varistor V22 defined by the internal electrodes IE10 and IE12 is connected to the external contact 3.
  • the second varistor V23 defined by the internal electrodes IE10 and IE13 is connected to the external contact 4 and the second varistor V24 defined by the internal electrodes IE10 and IE14 is connected to the external contact 6.
  • the further second varistors V25 to V28 are formed corresponding to the second varistors V21 to V24 in the second plane E2 of the component.
  • the present invention which is defined by the features of claim 1, is not limited to the embodiments shown in this document or the number of elements shown. It is possible to form the electrode pair formed by the first and third inner electrodes to arrange arbitrarily in the corresponding metallization levels. It is possible to divide the first or the third inner electrode into two, preferably equal in area, partial electrodes and to connect these partial electrodes to a respective external electrical contact.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Thermistors And Varistors (AREA)

Description

Die Erfindung betrifft ein elektrisches Vielschichtbauelement, das ESD-Schutzelemente umfasst.The invention relates to an electrical multilayer component comprising ESD protection elements.

Aus der Druckschrift DE 19931056 A1 ist ein keramisches Vielschichtvaristor bekannt, das einander gegenüberliegende Innenelektroden aufweist. Die mit dem gleichen elektrischen Potential verbundenen Innenelektroden sind übereinander angeordnet. Die mit verschiedenen elektrischen Potentialen verbundenen Elektrodenstapel sind nebeneinander angeordnet. Dieses Bauelement wird als ESD-Schutz von Hochfrequenzschaltungen und Datenleitungen eingesetzt.From the publication DE 19931056 A1 For example, a ceramic multilayer varistor is known which has mutually opposite internal electrodes. The internal electrodes connected to the same electrical potential are arranged one above the other. The electrode stacks connected to different electrical potentials are arranged next to each other. This device is used as ESD protection of high-frequency circuits and data lines.

Des weiteren sind aus den Druckschriften US-A-5324986 und DE 19931056 A1 keramische Vielschichtvaristoren bekannt, die überlappende Innenelektroden aufweisen, wobei die mit dem gleichen elektrischen Potential verbundenen Innenelektroden übereinander angeordnetFurthermore, from the publications US-A-5324986 and DE 19931056 A1 multilayer ceramic varistors are known which have overlapping internal electrodes, wherein the internal electrodes connected to the same electrical potential are arranged one above the other

Die Druckschrift EP 1 369 881 A2 zeigt ein Vielschichtbauelement, bei dem in einem Grundkörper gegenüberliegend angeordnete Vielschichtkondensatoren mit einer gemeinsamen, auf einer Stirnseite des Grundkörpers herausgeführten Massenelektrode verschaltet sind. Der Grundkörper umfasst Dielektrikumsschichten mit Varistoreffekt und dazwischen angeordnete Elektrodenschichten.The publication EP 1 369 881 A2 shows a multilayer component, in which in a main body oppositely arranged multilayer capacitors are connected to a common, led out on an end face of the main body ground electrode. The main body comprises dielectric layers with a varistor effect and electrode layers arranged therebetween.

Aufgabe der vorliegenden Erfindung ist es, ein Vielschichtbauelement mit ESD-Schutzelementen anzugeben, das sowohl als ESD-Schutz von Hochfrequenzschaltungen und Datenleitungen als auch als ESD-Schutz von Versorgungsleitungen geeignet ist.The object of the present invention is to specify a multilayer component with ESD protective elements which is suitable both as ESD protection of high-frequency circuits and data lines and as ESD protection of supply lines.

Diese Aufgabe ist erfindungsgemäß durch ein Bauelement mit den Merkmalen des Anspruchs 1 gelöst. Vorteilhafte Ausgestaltungen und Weiterbildungen der Erfindung gehen aus den weiteren Ansprüchen hervor.This object is achieved by a device with the features of claim 1. Advantageous embodiments and modifications of the invention will become apparent from the other claims.

Es wird ein elektrisches Bauelement angegeben, bei dem durch zwei überlappende Elektroden und eine dazwischen angeordnete Varistorkeramik ein erster Varistor (mit relativ großer Kapazität und Leistungsverträglichkeit) gebildet ist, und bei dem durch zwei in einer Ebene liegenden Innenelektroden und eine dazwischen angeordnete Varistorkeramik ein zweiter Varistor (mit einer aufgrund seines vorzugsweise kleinen aktiven Volumens relativ kleinen Kapazität) gebildet ist.An electrical component is specified in which a first varistor (with a relatively large capacitance and power compatibility) is formed by two overlapping electrodes and a varistor ceramic arranged between them, and in which a second varistor (having a relatively small capacitance due to its preferably small active volume) is formed by two internal electrodes lying in one plane and a varistor ceramic arranged between them.

Damit gelingt es, in einem Grundkörper Varistoren mit verschiedenen Kapazitäten und Stromtragfähigkeiten zu realisie ren, die zum ESD-Schutz von verschiedenen Leitungen einer elektrischen Schaltung benutzt werden können.This makes it possible to realize varistors with different capacities and current carrying capacities in one main body which can be used for ESD protection of various lines of an electrical circuit.

In einer bevorzugten Variante wird ein Vielschichtbauelement mit einem Grundkörper angegeben, an dessen Seitenflächen Außenkontakte angeordnet sind, die an im Grundkörper angeordnete Innenelektroden angeschlossen sind. Der Grundkörper weist mehrere Schichten aus Varistorkeramik (z. B. ZnO-Bi, ZnO-Pr) auf, zwischen denen Metallisierungsebenen mit darin ausgebildeten Elektrodenstrukturen angeordnet sind.In a preferred variant, a multilayer component is specified with a basic body, on the side surfaces of which external contacts are arranged, which are connected to internal electrodes arranged in the main body. The main body has a plurality of layers of varistor ceramic (eg ZnO-Bi, ZnO-Pr), between which metallization levels with electrode structures formed therein are arranged.

Ein erster Varistor ist durch ein Paar übereinander angeordneter Innenelektroden und die dazwischen angeordnete Varistorkeramik gebildet. Ein zweiter Varistor ist durch zwei nebeneinander angeordnete Innenelektroden und die zwischen ihren zueinander gewandten Seitenflächen angeordnete Varistorkeramik gebildet.A first varistor is formed by a pair of superimposed internal electrodes and the varistor ceramic arranged therebetween. A second varistor is formed by two juxtaposed inner electrodes and arranged between their mutually facing side surfaces varistor ceramic.

Der zweite Varistor, der sich durch eine geringe Kapazität auszeichnet, ist als ESD-Schutz für eine Hochfrequenz- oder Datenleitung geeignet und kann zwischen dieser Schnellsignalleitung und Masse angeschlossen sein. Der erste Varistor, der sich durch eine höhere Stromimpulstragfähigkeit sowie eine deutlich höhere Kapazität auszeichnet, kann dabei zwischen einer Strom- oder Spannungsversorgungsleitung und Masse angeschlossen sein.The second varistor, which is characterized by a low capacitance, is suitable as an ESD protection for a radio frequency or data line and can be connected between this fast signal line and ground. The first varistor, which is characterized by a higher Stromimpulragagfähigkeit and a much higher capacity, it can be connected between a power or voltage supply line and ground.

In einer Ebene des Bauelements können mehr als nur eine oder zwei Innenelektroden vorgesehen sein.In one plane of the component, more than just one or two internal electrodes can be provided.

Zwei in vertikaler Richtung einander gegenüber liegende Hauptflächen der übereinander angeordneten Innenelektroden spannen ein aktives Volumen des ersten Varistors auf. Das aktive Volumen des ersten Varistors beträgt vorzugsweise mindestens 0,001 mm3. Zwei in horizontaler Richtung einander gegenüber liegende Seitenflächen der nebeneinander angeordneten Innenelektroden spannen ein aktives Volumen des zweiten Varistors auf, das vorzugsweise maximal 10% des aktiven Volumens des ersten Varistors beträgt.Two main surfaces of the superimposed internal electrodes lying opposite one another in the vertical direction span an active volume of the first varistor. The active one Volume of the first varistor is preferably at least 0.001 mm 3 . Two side surfaces of the juxtaposed inner electrodes, which lie opposite one another in the horizontal direction, span an active volume of the second varistor, which is preferably at most 10% of the active volume of the first varistor.

Der Abstand zwischen den nebeneinander angeordneten Innenelektroden beträgt in einer bevorzugten Variante mindestens 20 µm.The distance between the juxtaposed inner electrodes is in a preferred variant at least 20 microns.

Der erste und der zweite Varistor teilen vorzugsweise dieselbe Innenelektrode, die in einer Variante an Masse angeschlossen ist, welche z. B. ein gemeinsames Bezugspotential für Hochfrequenz- oder Datenleitungen und Versorgungsleitungen darstellt.The first and the second varistor preferably share the same inner electrode, which is connected in a variant to ground, which z. B. represents a common reference potential for high-frequency or data lines and supply lines.

Die an die Masse angeschlossene Innenelektrode - vorzugsweise in der entsprechenden Ebene die Elektrode mit der größten Fläche - wird im weiteren als die erste Elektrode und die in derselben Ebene angeordneten, neben der ersten Elektrode liegenden Innenelektroden als zweite Elektroden bezeichnet. Die in der weiteren Ebene angeordnete, der ersten Elektrode gegenüberliegende Innenelektrode wird als dritte Elektrode und die in derselben Ebene angeordneten, neben der dritten Elektrode liegenden Innenelektroden als vierte Elektroden bezeichnet.The inner electrode connected to the ground - preferably the electrode with the largest area in the corresponding plane - is referred to below as the first electrode and the inner electrodes disposed in the same plane next to the first electrode are referred to as second electrodes. The arranged in the further level, the first electrode opposite the inner electrode is referred to as the third electrode and arranged in the same plane, lying adjacent to the third electrode inner electrodes as fourth electrodes.

In der ersten Ebene angeordnete zweite Varistoren sind jeweils durch die erste Elektrode, jeweils eine der zweiten Elektroden und die dazwischen liegende Varistorkeramik gebildet. In der zweiten Ebene angeordnete, weitere zweite Varistoren sind jeweils durch die dritte Elektrode, jeweils eine der vierten Elektroden und die dazwischen liegende Varistorkeramik gebildet.Second varistors arranged in the first plane are each formed by the first electrode, in each case one of the second electrodes and the varistor ceramic located therebetween. In the second level arranged, further second varistors are each through the third electrode, one each the fourth electrode and the varistor ceramic located therebetween.

Die erste Elektrode ist in der jeweiligen Ebene vorzugsweise mittig angeordnet. Möglich ist aber auch, dass die erste Elektrode zu einer Seite der ersten Ebene angeordnet ist und die zweiten Elektroden zur gegenüberliegenden Seite dieser Ebene angeordnet sind.The first electrode is preferably arranged centrally in the respective plane. However, it is also possible that the first electrode is arranged to one side of the first plane and the second electrodes are arranged to the opposite side of this plane.

Die übereinander angeordneten Innenelektroden weisen vorzugsweise im wesentlichen gleich große Flächen auf.The superimposed internal electrodes preferably have substantially equal areas.

Der Abstand zwischen zwei zweiten Elektroden ist vorzugsweise mindestens doppelt so groß wie der Abstand zwischen der ersten und einer der zweiten Elektroden.The distance between two second electrodes is preferably at least twice as large as the distance between the first and one of the second electrodes.

Alle auf die erste Ebene, erste Elektrode und zweite Elektrode bezogene Merkmale sind - soweit technisch sinnvoll - auf die zweite Ebene, dritte Elektrode und vierte Elektroden übertragbar.All features relating to the first level, the first electrode and the second electrode are - as far as technically feasible - transferable to the second level, third electrode and fourth electrodes.

In der ersten Ebene können auch mehrere erste Elektroden bzw. eine geteilte erste Elektrode vorgesehen sein.In the first plane, a plurality of first electrodes or a divided first electrode may be provided.

Vorzugsweise ist die erste Ebene in einer lateralen Richtung in zwei Randbereiche und einen dazwischen angeordneten Mittenbereich aufgeteilt, wobei die erste Elektrode im Mittenbereich und die zweiten Elektroden in den Randbereichen angeordnet sind, wobei der Mittenbereich frei von den zweiten Elektroden ist.Preferably, the first plane is divided in a lateral direction into two edge regions and a middle region arranged therebetween, wherein the first electrode is arranged in the middle region and the second electrodes are arranged in the edge regions, the middle region being free from the second electrodes.

Die Anschlüsse der ersten und der dritten Elektrode sind zu den einander gegenüberliegenden Seitenflächen des Grundkörpers herausgeführt.The terminals of the first and third electrodes are opposite side surfaces of the main body led out.

Die Anschlüsse der zweiten bzw. der vierten Elektroden können zu gleichen Seitenflächen des Grundkörpers wie die erste bzw. die dritte Elektrode herausgeführt sein. Dabei sind nur zwei Seitenflächen des Grundkörpers mit Außenkontakten belegt. Möglich ist aber auch, alle Seitenflächen des Grundkörpers mit mindestens einem Außenkontakt zu belegen.The terminals of the second and fourth electrodes may be led out to like side surfaces of the main body as the first and the third electrode. Only two side surfaces of the main body are covered with external contacts. But it is also possible to occupy all side surfaces of the body with at least one external contact.

Die erste und die zweite Ebene weisen vorzugsweise im wesentlichen gleich dimensionierte und gleich angeordnete Elektrodenstrukturen auf.The first and second planes preferably have essentially identically dimensioned and identically arranged electrode structures.

Einander zugeordnete zweite und vierte Elektroden können übereinander oder zueinander versetzt angeordnet und an denselben Außenkontakt angeschlossen sein.Mutually associated second and fourth electrodes can be arranged one above the other or offset from one another and connected to the same external contact.

Die in verschiedenen Ebenen ausgebildeten zweiten Varistoren, deren Elektroden übereinander angeordnet sind, sind auf einer Seite vorzugsweise an denselben Außenkontakt angeschlossen.The formed in different levels second varistors, whose electrodes are arranged one above the other, are preferably connected on one side to the same external contact.

Die in derselben Ebene ausgebildeten zweiten Varistoren sind vorzugsweise an verschiedene Außenkontakte angeschlossen, wobei jeder Außenkontakt an eine eigene Signalleitung anschließbar ist. Damit gelingt es, durch ein einziges kompaktes Bauelement mehrere Schnellsignalleitungen zu entstören.The second varistors formed in the same plane are preferably connected to different external contacts, wherein each external contact can be connected to a separate signal line. This makes it possible to suppress several fast signal lines by a single compact device.

In einer Variante kann mehr als nur ein erster Varistor mit hoher Kapazität ausgebildet sein, der durch eine weitere erste Elektrode, eine ihr in vertikaler Richtung gegenüber liegende weitere dritte Elektrode und eine dazwischen angeordnete Varistorkeramik gebildet ist. Zwei erste Varistoren können auch eine gemeinsame Elektrode aufweisen, die an Masse anschließbar ist, wobei diese Varistoren auf der anderen Seite an jeweils einen eigenen Außenkontakt angeschlossen bzw. an die jeweils eigene Versorgungsleitung anschließbar sind.In one variant, more than just a first high-capacitance varistor may be formed, which may be formed by a further first electrode, a further third electrode lying opposite it in the vertical direction, and a third electrode arranged in between Varistor ceramic is formed. Two first varistors may also have a common electrode which can be connected to ground, wherein these varistors are connected on the other side to a respective external contact or can be connected to the respective own supply line.

Der erste Varistor kann in einer Variante durch einen Stapel der übereinander angeordneten Elektroden (anstellen nur eines Paares übereinander angeordneter Innenelektroden) realisiert sein. Dabei sind erste und dritte Elektroden in vertikaler Richtung abwechselnd angeordnet. Es können auch mehrere erste und zweite Ebenen (mit zweiten bzw. vierten Elektroden) vorgesehen sein, die abwechselnd angeordnet sind.In a variant, the first varistor can be realized by a stack of superimposed electrodes (instead of only a pair of internal electrodes arranged one above the other). In this case, first and third electrodes are arranged alternately in the vertical direction. It is also possible for a plurality of first and second planes (with second or fourth electrodes) to be provided, which are arranged alternately.

Das Vielschichtbauelement ist vorzugsweise zur Oberflächenmontage geeignet. Dabei sind die Außenkontakte derart gestaltet, dass sie jeweils über die Seitenfläche des Grundkörpers hinausgehen und teilweise zumindest auf der unteren Hauptfläche des Grundkörpers angeordnet sind.The multilayer component is preferably suitable for surface mounting. In this case, the external contacts are designed such that they each extend beyond the side surface of the base body and are partially arranged at least on the lower main surface of the base body.

Die Schaltspannung eines in Vertikalrichtung gebildeten Varistors, d. h. die Varistorspannung zwischen den übereinander liegenden Innenelektroden, beträgt bei einer Strombelastung von 1 mA vorzugsweise mindestens 5 V. Die Varistorspannung beträgt in einer vorteilhaften Variante maximal 250 V.The switching voltage of a varistor formed in the vertical direction, d. H. the varistor voltage between the superimposed internal electrodes is preferably at least 5 V at a current load of 1 mA. The varistor voltage in an advantageous variant is at most 250 V.

Die Schaltspannung eines in Horizontalrichtung gebildeten Varistors, d. h. die Varistorspannung zwischen den nebeneinander liegenden Innenelektroden, beträgt bei einer Strombelastung von 1 mA vorzugsweise mindestens 10 V. Die Varistorspannung beträgt in einer vorteilhaften Variante maximal 500 V.The switching voltage of a varistor formed in the horizontal direction, ie the varistor voltage between the juxtaposed internal electrodes, is preferably at least 10 V at a current load of 1 mA. In an advantageous variant, the varistor voltage is at most 500 V.

Im folgenden wird die Erfindung anhand von Ausführungsbeispielen und der dazugehörigen Figuren näher erläutert. Die Figuren zeigen anhand schematischer und nicht maßstabsgetreuer Darstellungen verschiedene Ausführungsbeispiele der Erfindung. Gleiche oder gleich wirkende Teile sind mit gleichen Bezugszeichen bezeichnet. Es zeigen schematisch

Figur 1A
ein Varistorbauelement mit einem ersten und zwei zweiten Varistoren im Querschnitt,
Figur 1B
die Draufsicht auf die erste Ebene des Bauelements gemäß Figur 1A,
Figur 1C
die Draufsicht auf die zweite Ebene des Bauelements gemäß Figur 1A,
Figur 1D
die Draufsicht auf das Bauelement gemäß Figur 1A von oben (links), auf eine erste Seitenfläche (in der Mitte) und auf eine zweite Seitenfläche (rechts),
Figur 1E
das Ersatzschaltbild des Bauelements gemäß den Figuren 1A bis 1D,
Figur 2A
ein Bauelement mit einem ersten Varistor und vier zweiten Varistoren im Querschnitt,
Figur 2B
die Draufsicht auf die erste Ebene des Bauelements gemäß Figur 2A,
Figur 2C
die Draufsicht auf die zweite Ebene des Bauelements gemäß Figur 2A,
Figur 2D
eine Ansicht des Bauelements gemäß Figuren 2A bis 2C von oben,
Figur 3A
ein Varistorbauelement mit einem ersten Varistor und je vier in jeder Ebene ausgebildeten zweiten Varistoren
Figur 3B
die Draufsicht auf die erste Ebene des Bauelements gemäß Figur 3A,
Figur 3C
die Draufsicht auf die zweite Ebene des Bauelements gemäß Figur 3A,
Figur 3D
die Ansicht des Bauelements gemäß Figuren 3A bis 3C von oben (links) und von der Seite (rechts),
Figur 3E
ein elektrisches Ersatzschaltbild des Bauelements gemäß den Figuren 3A bis 3D.
In the following the invention will be explained in more detail with reference to embodiments and the accompanying figures. The figures show diagrammatic and not true to scale representations of various embodiments of the invention. Identical or equivalent parts are designated by the same reference numerals. It show schematically
Figure 1A
a varistor device having a first and two second varistors in cross-section,
FIG. 1B
the plan view of the first level of the device according to Figure 1A .
Figure 1C
the plan view of the second level of the device according to Figure 1A .
FIG. 1D
the top view of the device according to Figure 1A from above (left), on a first side surface (in the middle) and on a second side surface (on the right),
Figure 1E
the equivalent circuit of the device according to the Figures 1A to 1D .
FIG. 2A
a component with a first varistor and four second varistors in cross-section,
FIG. 2B
the plan view of the first level of the device according to FIG. 2A .
Figure 2C
the plan view of the second level of the device according to FIG. 2A .
FIG. 2D
a view of the device according to FIGS. 2A to 2C from above,
FIG. 3A
a varistor device having a first varistor and four each formed in each plane second varistors
FIG. 3B
the plan view of the first level of the device according to FIG. 3A .
FIG. 3C
the plan view of the second level of the device according to FIG. 3A .
Figure 3D
the view of the device according to FIGS. 3A to 3C from above (left) and from the side (right),
FIG. 3E
an electrical equivalent circuit diagram of the device according to the FIGS. 3A to 3D ,

Figuren 1A bis 1D zeigen verschiedene Ansichten eines Bauelements gemäß der Erfindung mit einem Grundkörper GK, das mehrere Schichten aus Varistorkeramik aufweist, zwischen denen eine erste Metallisierungsebene E1 mit darin ausgebildeten Innenelektroden IE10, IE11 sowie eine zweite Metallisierungsebene E2 mit darin ausgebildeten Innenelektroden IE20, IE21 angeordnet sind. Figures 1A to 1D show various views of a device according to the invention with a base body GK, which has a plurality of layers of varistor ceramic, between which a first metallization E1 are formed therein with internal electrodes IE10, IE11 and a second metallization E2 formed therein with internal electrodes IE20, IE21.

Die Figur 1A entspricht einem Querschnitt durch das Bauelement entlang der in Figuren 1B und 1C gezeigten Linie A-A'. Figur 1B zeigt die erste Ebene E1 und Figur 1C die zweite Ebene E2 des Bauelements gemäß Figur 1A. Die erste Innenelektrode IE10 weist eine größere Fläche als die neben ihr angeordnete zweite Innenelektrode IE11 auf. Die unterhalb der ersten Innenelektrode IE10 angeordnete dritte Innenelektrode IE20 weist eine größere Fläche als die neben ihr bzw. unterhalb der zweiten Innenelektrode IE11 angeordnete vierte Innenelektrode IE21 auf.The Figure 1A corresponds to a cross section through the device along the in FIGS. 1B and 1C shown line A-A '. FIG. 1B shows the first level E1 and Figure 1C the second level E2 of the device according to Figure 1A , The first inner electrode IE10 has a larger area than the second inner electrode IE11 arranged next to it. The below the The first inner electrode IE10 arranged third inner electrode IE20 has a larger area than the arranged next to her or below the second inner electrode IE11 fourth inner electrode IE21.

Die Innenelektrode IE10 ist an einen Außenkontakt 1 und die Innenelektrode IE20 an einen Außenkontakt 2 angeschlossen. Die Innenelektroden IE11, IE21 sind an einen weiteren Außenkontakt 3 angeschlossen. Die Außenkontakte 1 und 2 sind auf gegenüberliegenden ersten Seitenflächen des Grundkörpers GK angeordnet. Der Außenkontakt 3 ist auf einer zweiten Seitenfläche des Grundkörpers GK angeordnet, die senkrecht zu den ersten Seitenflächen steht. In dieser Variante sind nur drei Seitenflächen mit Außenkontakten belegt.The inner electrode IE10 is connected to an outer contact 1 and the inner electrode IE20 to an outer contact 2. The internal electrodes IE11, IE21 are connected to a further external contact 3. The external contacts 1 and 2 are arranged on opposite first side surfaces of the main body GK. The outer contact 3 is arranged on a second side surface of the main body GK, which is perpendicular to the first side surfaces. In this variant, only three side surfaces are occupied by external contacts.

Ein erster Varistor (Varistor V1 in Figur 1E) ist durch die einander gegenüberliegenden Innenelektroden IE10, IE20 und eine dazwischen angeordnete Varistorkeramik gebildet. Die erste Innenelektrode IE10 und die dritte Innenelektrode IE20 weisen vorzugsweise die gleichen Flächen auf.A first varistor (varistor V1 in Figure 1E ) is formed by the opposed inner electrodes IE10, IE20 and a varistor ceramic disposed therebetween. The first inner electrode IE10 and the third inner electrode IE20 preferably have the same areas.

Ein zweiter Varistor V21 ist durch die in der ersten Ebene E1 nebeneinander angeordneten Innenelektroden IE10, IE11 und eine dazwischen angeordnete Varistorkeramik gebildet. Ein weiterer zweiter Varistor V25 ist durch die in der zweiten Ebene E2 nebeneinander angeordneten Innenelektroden IE20, IE21 und eine dazwischen angeordnete Varistorkeramik gebildet.A second varistor V21 is formed by the inner electrodes IE10, IE11 juxtaposed in the first plane E1 and a varistor ceramic arranged therebetween. A further second varistor V25 is formed by the inner electrodes IE20, IE21 arranged side by side in the second plane E2 and a varistor ceramic arranged therebetween.

Unter einem aktiven Volumen eines Varistors versteht man das Volumen eines zwischen zwei Elektroden angeordnetes Varistormaterials. Das aktive Volumen des ersten Varistors V1 ist zwischen den einander zugewandten Hauptflächen der Innenelektroden IE10 und IE20 aufgespannt und beträgt mindestens 0,001 mm3. Das aktive Volumen des zweiten Varistors V21 ist zwischen einander gegenüberliegenden Seitenflächen der ersten Innenelektrode IE10 und der zweiten Innenelektrode IE11 aufgespannt. Das aktive Volumen des zweiten Varistors V21 ist deutlich - z. B. um mindestens eine Größenordnung, in einer bevorzugten Variante um mindestens zwei Größenordnungen - kleiner als das aktive Volumen des ersten Varistors V1.An active volume of a varistor is the volume of a varistor material arranged between two electrodes. The active volume of the first varistor V1 is clamped between the mutually facing main surfaces of the internal electrodes IE10 and IE20 and is at least 0.001 mm 3 . The active volume of the second varistor V21 is clamped between opposite side surfaces of the first inner electrode IE10 and the second inner electrode IE11. The active volume of the second varistor V21 is clear -. B. by at least one order of magnitude, in a preferred variant by at least two orders of magnitude - smaller than the active volume of the first varistor V1.

In Figur 1D ist links eine Ansicht des Bauelements gemäß Figuren 1A bis 1C von oben, in der Mitte die Draufsicht auf die erste Seitenfläche und rechts die Draufsicht auf die zweite Seitenfläche des Bauelements gezeigt. Die Außenkontakte 1, 2, 3 gehen über die jeweilige Seitenfläche hinaus und sind teilweise auf einer Hauptfläche (vorzugsweise Unterseite) des Grundkörpers angeordnet, wobei sie zur Oberflächenmontage geeignete elektrische Anschlüsse des Bauelements bilden.In FIG. 1D On the left is a view of the device according to Figures 1A to 1C from above, in the middle the plan view of the first side surface and shown on the right the plan view of the second side surface of the device. The external contacts 1, 2, 3 go beyond the respective side surface and are partially arranged on a main surface (preferably underside) of the base body, wherein they form suitable electrical connections of the component for surface mounting.

In diesem Beispiel sind die mit dem gleichen elektrischen Potential verbundenen Innenelektroden IE11 und IE21 übereinander angeordnet. In einer Variante der Erfindung ist es möglich, dass diese Elektroden gegeneinander lateral versetzt sind.In this example, the internal electrodes IE11 and IE21 connected to the same electric potential are stacked. In a variant of the invention, it is possible that these electrodes are laterally offset from each other.

Es ist vorteilhaft, wenn die erste und die dritte Innenelektrode IE10, IE20 an die auf den einander gegenüberliegenden Seitenflächen angeordneten Außenkontakte angeschlossen sind.It is advantageous if the first and the third inner electrode IE10, IE20 are connected to the external contacts arranged on the opposite side surfaces.

Möglich ist aber auch, dass alle Seitenflächen des Grundkörpers, wie in der Variante gemäß Figur 2D, mit Außenkontakten belegt sind.It is also possible that all side surfaces of the body, as in the variant according to FIG. 2D , are occupied by external contacts.

In Figur 2A ist eine weitere Variante der Erfindung gezeigt, bei der in der ersten Ebene E1 die erste Innenelektrode IE10 zwischen zwei zweiten Innenelektroden IE11, IE12 und in der zweiten Ebene E2 die dritte Innenelektrode IE20 zwischen zwei vierten Innenelektroden IE21, IE22 angeordnet ist. Der erste Varistor V1 und die zweiten Varistoren V21, V25 sind hier und in der in Figuren 3A bis 3E vorgestellten Variante wie in Figuren 1A bis 1E gebildet.In FIG. 2A a further variant of the invention is shown in which in the first plane E1, the first inner electrode IE10 between two second inner electrodes IE11, IE12 and in the second plane E2, the third inner electrode IE20 between two fourth inner electrodes IE21, IE22 is arranged. The first varistor V1 and the second varistors V21, V25 are here and in the in FIGS. 3A to 3E presented variant as shown in Figures 1A to 1E.

In der Ebene E1 ist ein weiterer zweiter Varistor durch die Innenelektroden IE10, IE12 und eine dazwischen angeordnete Varistorkeramik gebildet. In der zweiten Ebene E2 ist ein weiterer zweiter Varistor durch die Innenelektroden IE20, IE22 und eine dazwischen angeordnete Varistorkeramik gebildet.In the plane E1, a further second varistor is formed by the internal electrodes IE10, IE12 and a varistor ceramic arranged therebetween. In the second level E2, a further second varistor is formed by the internal electrodes IE20, IE22 and a varistor ceramic arranged therebetween.

In den Figuren 3A bis 3D sind verschiedene Ansichten eines weiteren, nicht erfindungsgemäßen, Varistorbauelements gezeigt, das insgesamt acht zweite Varistoren umfasst. Figur 3A zeigt dieses Bauelement in einem schematischen Querschnitt entlang der Linie A-A'. Figuren 3B, 3C zeigen die Draufsicht auf die erste E1 bzw. zweite E2 Ebene E2 des Bauelements. In der ersten Ebene E1 ist eine erste Innenelektrode IE10 und vier zweite Innenelektroden IE11, IE12, IE13 und IE14 angeordnet. Die erste Innenelektrode IE10 ist dabei in der Ebene E1 mittig zwischen zwei Gruppen zweiter Innenelektroden angeordnet. In der zweiten Ebene E2 ist eine dritte Innenelektrode IE20 und vier vierte Innenelektroden IE21, IE22, IE23 und IE24 angeordnet. Die dritte Innenelektrode IE20 ist dabei in der Ebene E2 mittig zwischen zwei Gruppen vierter Innenelektroden angeordnet.In the FIGS. 3A to 3D different views of another, non-inventive, varistor device are shown, comprising a total of eight second varistors. FIG. 3A shows this device in a schematic cross section along the line A-A '. FIGS. 3B, 3C show the top view of the first E1 and second E2 plane E2 of the device. In the first plane E1, a first inner electrode IE10 and four second inner electrodes IE11, IE12, IE13 and IE14 are arranged. The first inner electrode IE10 is arranged centrally in the plane E1 between two groups of second internal electrodes. In the second level E2, a third inner electrode is IE20 and four fourth internal electrodes IE21, IE22, IE23 and IE24 arranged. The third inner electrode IE20 is arranged centrally in the plane E2 between two groups of fourth internal electrodes.

Die zweiten Varistoren sind in der ersten Ebene E1 durch jeweils eine zweite Innenelektrode, die ihr gegenüberliegende Seitenfläche der ersten Innenelektrode IE10 und die dazwischen angeordneten Varistorkeramik gebildet. Die weiteren zweiten Varistoren sind in der zweiten Ebene E2 durch jeweils eine vierte Innenelektrode, die ihr gegenüberliegende Seitenfläche der dritten Innenelektrode IE20 und die dazwischen angeordneten Varistorkeramik gebildet.The second varistors are formed in the first plane E1 by a respective second inner electrode, the side surface of the first inner electrode IE10 opposite thereto and the varistor ceramic arranged therebetween. The further second varistors are formed in the second plane E2 by a respective fourth inner electrode, the opposite side surface of the third inner electrode IE20 and the varistor ceramic arranged therebetween.

In der Figur 3E ist das Ersatzschaltbild des in den Figuren 3A bis 3D vorgestellten Bauelements gezeigt. Der erste Varistor V1 ist zwischen den Außenkontakten 2 und 5 geschaltet. Der Außenkontakt 2 ist auf Masse gelegt. Alle zweite Varistoren V21 bis V28 sind an den Außenkontakt 2 angeschlossen. Der durch die Innenelektroden IE10 und IE11 definierte zweite Varistor V21 ist an den Außenkontakt 1 angeschlossen. Der durch die Innenelektroden IE10 und IE12 definierte zweite Varistor V22 ist an den Außenkontakt 3 angeschlossen. Der durch die Innenelektroden IE10 und IE13 definierte zweite Varistor V23 ist an den Außenkontakt 4 und der durch die Innenelektroden IE10 und IE14 definierte zweite Varistor V24 an den Außenkontakt 6 angeschlossen. Die weiteren zweiten Varistoren V25 bis V28 sind entsprechend den zweiten Varistoren V21 bis V24 in der zweiten Ebene E2 des Bauelements ausgebildet.In the FIG. 3E is the equivalent circuit of the in the FIGS. 3A to 3D shown component. The first varistor V1 is connected between the external contacts 2 and 5. The external contact 2 is grounded. All second varistors V21 to V28 are connected to the external contact 2. The second varistor V21 defined by the internal electrodes IE10 and IE11 is connected to the external contact 1. The second varistor V22 defined by the internal electrodes IE10 and IE12 is connected to the external contact 3. The second varistor V23 defined by the internal electrodes IE10 and IE13 is connected to the external contact 4 and the second varistor V24 defined by the internal electrodes IE10 and IE14 is connected to the external contact 6. The further second varistors V25 to V28 are formed corresponding to the second varistors V21 to V24 in the second plane E2 of the component.

Die vorliegende Erfindung, die durch die Merkmale des Anspruchs 1 definiert ist, ist nicht auf die in dieser Schrift gezeigten Ausführungsbeispiele oder die Anzahl der dargestellten Elemente beschränkt. Es ist möglich, das durch die erste und die dritte Innenelektrode gebildete Elektrodenpaar in den entsprechenden Metallisierungsebenen beliebig anzuordnen. Es ist möglich, die erste oder die dritte Innenelektrode in zwei vorzugsweise flächenmäßig gleiche Teilelektroden aufzuteilen und diese Teilelektroden an jeweils einen eigenen elektrischen Außenkontakt anzuschließen.The present invention, which is defined by the features of claim 1, is not limited to the embodiments shown in this document or the number of elements shown. It is possible to form the electrode pair formed by the first and third inner electrodes to arrange arbitrarily in the corresponding metallization levels. It is possible to divide the first or the third inner electrode into two, preferably equal in area, partial electrodes and to connect these partial electrodes to a respective external electrical contact.

BezugszeichenlisteLIST OF REFERENCE NUMBERS

GKGK
Grundkörperbody
E1E1
erste Ebenefirst floor
E2E2
zweite Ebenesecond level
IE10IE10
erste Innenelektrodefirst inner electrode
IE11, IE12, IE13, IE14IE11, IE12, IE13, IE14
zweite Innenelektrodensecond internal electrodes
IE20IE20
dritte Innenelektrodethird inner electrode
IE21, IE22, IE23, IE24IE21, IE22, IE23, IE24
vierte Innenelektrodenfourth internal electrodes
V1V1
erster Varistorfirst varistor
V2jV2j
zweite Varistoren, j=1 bis 8second varistors, j = 1 to 8
1 bis 61 to 6
Außenkontakteexternal contacts

Claims (13)

  1. Electrical component,
    comprising a main body (GK), at the side surfaces of which external contacts (1, 2, 3, 4) are arranged, comprising internal electrodes (IE10, IE11, IE20) arranged in the main body (GK) and connected to the external contacts (1, 2, 3, 4),
    wherein a first varistor (V1) is formed by two overlapping internal electrodes (IE10, IE20) and a varistor ceramic arranged therebetween, and wherein a second varistor (V21) is formed by two internal electrodes (IE10, IE11) lying in a plane and a varistor ceramic arranged therebetween,
    wherein both the overlapping internal electrodes (IE10, IE20) of the first varistor (V1) and the internal electrodes (IE10, IE11) of the second varistor (V21) that are arranged in a plane are connected to different external contacts (1, 2, 3, 4),
    characterized in that
    the external contacts (1, 2) of the overlapping internal electrodes (IE10, IE20) are arranged on opposite first side surfaces of the main body (GK), and a further external contact (3) of one of the internal electrodes (IE10, IE11) arranged in a plane is arranged on a second side surface of the main body (GK), said second side surface being perpendicular to the first side surfaces.
  2. Component according to Claim 1,
    wherein a first internal electrode (IE10) and a second internal electrode (IE11) are arranged alongside one another in a first plane (E1),
    wherein a third internal electrode (IE20) overlapping the first internal electrode (IE10) is arranged in a second plane (E2),
    wherein the first varistor (V1) is formed by the first internal electrode (IE10), the third internal electrode (IE20) and a varistor ceramic arranged therebetween, wherein the second varistor (V21) is formed by the first internal electrode (IE10), the second internal electrode (IE11) and a varistor ceramic arranged therebetween.
  3. Component according to Claim 2,
    comprising further second internal electrodes (IE11, IE12, IE14), wherein second varistors (V22, V23, V24) are formed respectively by the first internal electrode (IE10), one of the further second internal electrode (IE11) and a varistor ceramic arranged therebetween.
  4. Component according to Claim 3,
    wherein the distance between two second internal electrodes (IE12, IE13) is at least double the magnitude of the distance between the first internal electrode (IE10) and each of the second internal electrodes (IE11, IE12, IE13, IE14).
  5. Component according to any of Claims 2 to 4,
    comprising a fourth internal electrode (IE21) arranged alongside the third internal electrode (IE20),
    wherein a further second varistor (V25) is formed by the fourth internal electrode (IE21), the third internal electrode (IE20) and a varistor ceramic arranged therebetween.
  6. Component according to Claim 5,
    comprising further fourth internal electrodes (IE21, IE22, IE23, IE24),
    wherein further second varistors (V25, V26, V27, 28) are formed respectively by the third internal electrode (IE20), one of the further fourth internal electrodes (IE22, IE23, IE24) and a varistor ceramic arranged therebetween.
  7. Component according to any of Claims 2 to 6,
    wherein an active varistor volume of at least 0.001 mm3 is spanned between the first and third internal electrodes (IE10, IE20).
  8. Component according to Claim 7,
    wherein the distance between the first and second internal electrodes (IE10, IE11) is at least 20 µm.
  9. Component according to any of Claims 2 to 8,
    wherein the first internal electrode (IE10) has a larger area than the second internal electrode (IE11).
  10. Component according to any of Claims 2 to 9,
    wherein the first internal electrode (IE10) is arranged centrally in the first plane (E1).
  11. Component according to any of Claims 2 to 10,

    wherein the first or the third electrode (IE10, IE20) is connected to earth.
  12. Component according to any of Claims 2 to 11,
    wherein the varistor ceramic consists of ZnO-Bi or ZnO-Pr.
  13. Component according to any of Claims 1 to 12,
    wherein the varistor voltage between the internal electrodes (IE20, IE21) situated alongside one another in the case of a current loading of 1 mA is a maximum of 500 V.
EP05824292.6A 2004-12-03 2005-12-02 Multilayered component with several varistors having different capacities as an esd protection element Ceased EP1817778B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102004058410.9A DE102004058410B4 (en) 2004-12-03 2004-12-03 Multi-layer component with ESD protective elements
PCT/DE2005/002183 WO2006058533A1 (en) 2004-12-03 2005-12-02 Multilayered component with several varistors having different capacities as an esd protection element

Publications (2)

Publication Number Publication Date
EP1817778A1 EP1817778A1 (en) 2007-08-15
EP1817778B1 true EP1817778B1 (en) 2018-10-03

Family

ID=35998899

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05824292.6A Ceased EP1817778B1 (en) 2004-12-03 2005-12-02 Multilayered component with several varistors having different capacities as an esd protection element

Country Status (5)

Country Link
US (1) US7986213B2 (en)
EP (1) EP1817778B1 (en)
JP (1) JP4741602B2 (en)
DE (1) DE102004058410B4 (en)
WO (1) WO2006058533A1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004032706A1 (en) * 2004-07-06 2006-02-02 Epcos Ag Method for producing an electrical component and the component
DE102004058410B4 (en) 2004-12-03 2021-02-18 Tdk Electronics Ag Multi-layer component with ESD protective elements
JP2009088342A (en) * 2007-10-01 2009-04-23 Aica Kogyo Co Ltd Multilayer printed circuit board and its manufacturing method
DE102009007316A1 (en) 2009-02-03 2010-08-05 Epcos Ag Electrical multilayer component
DE102009010212B4 (en) 2009-02-23 2017-12-07 Epcos Ag Electrical multilayer component
DE102009049077A1 (en) 2009-10-12 2011-04-14 Epcos Ag Electrical multilayer component and circuit arrangement
DE102017105673A1 (en) * 2017-03-16 2018-09-20 Epcos Ag Varistor component with increased surge current capacity

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1369881A2 (en) * 2002-06-03 2003-12-10 Epcos Ag Electrical multilayer component

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4460623A (en) * 1981-11-02 1984-07-17 General Electric Company Method of varistor capacitance reduction by boron diffusion
JPH0635462Y2 (en) * 1988-08-11 1994-09-14 株式会社村田製作所 Multilayer capacitor
US5075665A (en) * 1988-09-08 1991-12-24 Murata Manufacturing Co., Ltd. Laminated varistor
JP2976046B2 (en) * 1991-06-27 1999-11-10 株式会社村田製作所 Chip varistor
JPH07169649A (en) * 1993-12-16 1995-07-04 Tdk Corp Multilayer through-type capacitor array
US5880925A (en) * 1997-06-27 1999-03-09 Avx Corporation Surface mount multilayer capacitor
JPH11204309A (en) * 1998-01-09 1999-07-30 Tdk Corp Laminated varistor
JPH11297508A (en) * 1998-04-09 1999-10-29 Matsushita Electric Ind Co Ltd Laminated ceramic electronic component
DE19931056B4 (en) 1999-07-06 2005-05-19 Epcos Ag Multilayer varistor of low capacity
JP2001035707A (en) 1999-07-26 2001-02-09 Tdk Corp Laminated chip varistor
DE10159451A1 (en) * 2001-12-04 2003-06-26 Epcos Ag Electrical component with a negative temperature coefficient
DE10202915A1 (en) * 2002-01-25 2003-08-21 Epcos Ag Electro-ceramic component with internal electrodes
JP2003347109A (en) 2002-05-27 2003-12-05 Matsushita Electric Ind Co Ltd Antielectrostatic component
DE10224565A1 (en) 2002-06-03 2003-12-18 Epcos Ag Electrical multilayer component and circuit arrangement
TWI236683B (en) * 2002-07-25 2005-07-21 Murata Manufacturing Co Varistor and manufacturing method thereof
DE10235011A1 (en) 2002-07-31 2004-02-26 Epcos Ag Electrical multilayer component
DE10241674A1 (en) * 2002-09-09 2004-03-25 Epcos Ag Multiple-resonance filter formed as multilayer component, has three or more multilayer capacitors, with outer capacitors having same capacitance
DE10313891A1 (en) * 2003-03-27 2004-10-14 Epcos Ag Electrical multilayer component
DE10317596A1 (en) * 2003-04-16 2004-11-11 Epcos Ag Method for producing solder balls on an electrical component
DE102004010001A1 (en) * 2004-03-01 2005-09-22 Epcos Ag Electrical component comprises a stack of ceramic layers which form a base member, electrode layers, and a phase pushing unit
DE102004016146B4 (en) * 2004-04-01 2006-09-14 Epcos Ag Electrical multilayer component
DE102004031878B3 (en) * 2004-07-01 2005-10-06 Epcos Ag Electrical multilayer component with reliable solder contact
DE102004032706A1 (en) * 2004-07-06 2006-02-02 Epcos Ag Method for producing an electrical component and the component
DE102004058410B4 (en) 2004-12-03 2021-02-18 Tdk Electronics Ag Multi-layer component with ESD protective elements
DE102005016590A1 (en) * 2005-04-11 2006-10-26 Epcos Ag Electric multilayer component and method for producing a multilayer component
DE102005022142B4 (en) * 2005-05-12 2011-12-15 Epcos Ag Method for producing an electrical feedthrough component
DE102005050638B4 (en) * 2005-10-20 2020-07-16 Tdk Electronics Ag Electrical component
DE102006000935B4 (en) * 2006-01-05 2016-03-10 Epcos Ag Monolithic ceramic component and method of manufacture
DE102007007113A1 (en) * 2007-02-13 2008-08-28 Epcos Ag Multilayer component

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1369881A2 (en) * 2002-06-03 2003-12-10 Epcos Ag Electrical multilayer component

Also Published As

Publication number Publication date
JP2008522419A (en) 2008-06-26
JP4741602B2 (en) 2011-08-03
US20080186127A1 (en) 2008-08-07
WO2006058533A1 (en) 2006-06-08
EP1817778A1 (en) 2007-08-15
DE102004058410B4 (en) 2021-02-18
DE102004058410A1 (en) 2006-06-08
US7986213B2 (en) 2011-07-26

Similar Documents

Publication Publication Date Title
EP2143117B1 (en) Electric multi-layer component with electrically non-contacted protective structure
EP1606831B1 (en) Electric multilayer component
EP1350257B1 (en) Electric multilayer component and interference suppression circuit with said component
EP1369880B1 (en) Electrical multilayer component and circuit arrangement
EP0289794B1 (en) Rc circuit
EP2366190B1 (en) Electrical multi-layered component and circuit arrangement comprising the same
EP1817778B1 (en) Multilayered component with several varistors having different capacities as an esd protection element
WO2006119753A2 (en) Electrical feedthrough component with a multilayer structure and method for the production thereof
EP1859459A1 (en) Feedthrough filter and electrical multi-layer component
EP1369881B1 (en) Electrical multilayer component
WO2003090283A2 (en) Semiconductor component comprising an integrated capacitor structure that has a plurality of metallization planes
DE102004010001A1 (en) Electrical component comprises a stack of ceramic layers which form a base member, electrode layers, and a phase pushing unit
DE102005028498B4 (en) Electrical multilayer component
DE102004016146B4 (en) Electrical multilayer component
EP1537655A1 (en) Multiple resonance filter
DE60036238T2 (en) Multi-layer ceramic capacitor for three-dimensional mounting
EP2246866B1 (en) Electric component and circuit arrangement
DE102004029411B4 (en) Ceramic multilayer capacitor for low and medium range voltages has a flat ceramic main body, overlapping electrodes and electric outer contacts
EP2465123B1 (en) Electrical multilayer component
DE2439581C2 (en) Adjustable film capacitor
DE102007035889B4 (en) Layer structure for a pulse capacitor for generating a high voltage pulse, pulse capacitor, circuit arrangement therewith and its use

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20070404

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

DAX Request for extension of the european patent (deleted)
RBV Designated contracting states (corrected)

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 20080619

R17C First examination report despatched (corrected)

Effective date: 20080619

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: EPCOS AG

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 502005015928

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H01C0007100000

Ipc: H01C0007105000

RIC1 Information provided on ipc code assigned before grant

Ipc: H01C 7/105 20060101AFI20180420BHEP

Ipc: H01C 7/18 20060101ALI20180420BHEP

Ipc: H01C 7/10 20060101ALI20180420BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20180601

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

RIN1 Information on inventor provided before grant (corrected)

Inventor name: FEICHTINGER, THOMAS

Inventor name: PUERSTINGER, THOMAS

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502005015928

Country of ref document: DE

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: TDK ELECTRONICS AG

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502005015928

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20190704

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20190103

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181203

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190103

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20221219

Year of fee payment: 18

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230521

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 502005015928

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20240702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20240702