Classifications

• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
  • H01S5/00—Semiconductor lasers
  • H01S5/02—Structural details or components not essential to laser action
  • H01S5/022—Mountings; Housings
  • H01S5/0235—Method for mounting laser chips
  • H01S5/02375—Positioning of the laser chips
• • G—PHYSICS
  • G02—OPTICS
  • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
  • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
  • G02B6/24—Coupling light guides
  • G02B6/42—Coupling light guides with opto-electronic elements
  • G02B6/4201—Packages, e.g. shape, construction, internal or external details
  • G02B6/4204—Packages, e.g. shape, construction, internal or external details the coupling comprising intermediate optical elements, e.g. lenses, holograms
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
  • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
  • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/93—Batch processes
  • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
  • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
  • H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
  • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
  • H01L27/144—Devices controlled by radiation
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
  • H01L27/15—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
  • H01L27/153—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
  • H01L27/156—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars two-dimensional arrays
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
  • H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
  • H01L31/10—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by potential barriers, e.g. phototransistors
• • G—PHYSICS
  • G02—OPTICS
  • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
  • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
  • G02B6/24—Coupling light guides
  • G02B6/42—Coupling light guides with opto-electronic elements
  • G02B6/4201—Packages, e.g. shape, construction, internal or external details
  • G02B6/4249—Packages, e.g. shape, construction, internal or external details comprising arrays of active devices and fibres
• • G—PHYSICS
  • G02—OPTICS
  • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
  • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
  • G02B6/24—Coupling light guides
  • G02B6/42—Coupling light guides with opto-electronic elements
  • G02B6/4292—Coupling light guides with opto-electronic elements the light guide being disconnectable from the opto-electronic element, e.g. mutually self aligning arrangements
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
  • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
  • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
  • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
  • H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
  • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
  • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
  • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
  • H01L2221/68363—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/013—Alloys
  • H01L2924/0132—Binary Alloys
  • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/10—Details of semiconductor or other solid state devices to be connected
  • H01L2924/11—Device type
  • H01L2924/12—Passive devices, e.g. 2 terminal devices
  • H01L2924/1204—Optical Diode
  • H01L2924/12042—LASER
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/30—Technical effects
  • H01L2924/35—Mechanical effects
  • H01L2924/351—Thermal stress
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
  • H01S5/00—Semiconductor lasers
  • H01S5/02—Structural details or components not essential to laser action
  • H01S5/0201—Separation of the wafer into individual elements, e.g. by dicing, cleaving, etching or directly during growth
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
  • H01S5/00—Semiconductor lasers
  • H01S5/02—Structural details or components not essential to laser action
  • H01S5/0206—Substrates, e.g. growth, shape, material, removal or bonding
  • H01S5/0217—Removal of the substrate
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
  • H01S5/00—Semiconductor lasers
  • H01S5/02—Structural details or components not essential to laser action
  • H01S5/022—Mountings; Housings
  • H01S5/0233—Mounting configuration of laser chips
  • H01S5/0234—Up-side down mountings, e.g. Flip-chip, epi-side down mountings or junction down mountings
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
  • H01S5/00—Semiconductor lasers
  • H01S5/02—Structural details or components not essential to laser action
  • H01S5/022—Mountings; Housings
  • H01S5/0233—Mounting configuration of laser chips
  • H01S5/02345—Wire-bonding
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
  • H01S5/00—Semiconductor lasers
  • H01S5/02—Structural details or components not essential to laser action
  • H01S5/022—Mountings; Housings
  • H01S5/0235—Method for mounting laser chips
  • H01S5/02355—Fixing laser chips on mounts
  • H01S5/0237—Fixing laser chips on mounts by soldering
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
  • H01S5/00—Semiconductor lasers
  • H01S5/40—Arrangement of two or more semiconductor lasers, not provided for in groups H01S5/02 - H01S5/30
  • H01S5/4025—Array arrangements, e.g. constituted by discrete laser diodes or laser bar
  • H01S5/4087—Array arrangements, e.g. constituted by discrete laser diodes or laser bar emitting more than one wavelength
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
  • H01S5/00—Semiconductor lasers
  • H01S5/40—Arrangement of two or more semiconductor lasers, not provided for in groups H01S5/02 - H01S5/30
  • H01S5/42—Arrays of surface emitting lasers
  • H01S5/423—Arrays of surface emitting lasers having a vertical cavity

Definitions

• This invention relates to opto-electric chip integration and, more particularly, to high yield dense integration of opto-electronic devices.
• FIGS. 1 and 2 illustrate approaches that have been used in the prior art to attach multiple bottom emitting (or detecting) (also referred to as “backside emitting (or detecting)”) devices to form an integrated electro-optical chip.
• multiple lasers are formed on a wafer substrate 102 in a conventional manner, as are multiple detectors (interchangeably referred to herein as photodetectors) on their own or on a wafer substrate in common with the lasers.
• the portion 104 of the substrate 102 closest to the junction between the optical devices 106, 108 and the substrate 102 is made of a material which is optically transparent at the wavelength at which the optical devices operate.
• the devices 106, 108 are then processed using conventional techniques such as wet or dry etching to form trenches 112 among the devices 106, 108 which separate them into a series of discrete individual lasers 106 or detector 108 devices .
• the etched trenches 112 may stop prior to reaching the substrates 102 or extend partly into the substrates 102.
• the substrates 102 and their associated devices are inverted, aligned to the proper location over a Silicon (Si) electronic wafer 114, and bonded to the Si electronic wafer 114 using conventional flip-chip bonding techniques.
• the entirety of the substrates 102 are thinned extremely thin, by conventional mechanical polishing methods, conventional etch techniques or some combination thereof, to on the order of about 5 microns or less to allow for close optical access to the devices and create an integrated electro-optical wafer 116.
• the integrated electro-optical wafer 116 is then patterned, using conventional techniques, to protect the individual lasers and the individual detectors are coated with an anti-reflection (AR) coating 118.
• AR anti-reflection
• FIG. 2 A related alternative approach to the technique of FIG. 1 is shown in FIG. 2.
• the trenches 112 are etched into the substrates 102.
• the substrates 102 and their associated devices are then inverted, aligned to the proper location over a Silicon (Si) electronic wafer 114, and bonded to the Si electronic wafer 114 using conventional flip-chip bonding techniques.
• the substrates 102 are then wholly removed, by conventional mechanical polishing methods, conventional etch techniques or some combination thereof, to allow for close optical access to the devices and create an integrated electro-optical wafer 116.
• the integrated electro-optical wafer 116 is then patterned to protect the individual lasers and the individual detectors are coated with an anti-reflection (AR) coating.
• AR anti-reflection
• FIG. 1 and FIG. 2 make it possible to get optical fibers or optical lenses close enough to the devices to capture the appropriate light without allowing light coming from, or going to, adjacent devices to affect any of those adjacent devices, a problem known as "crosstalk". Typically, this requires that the separation distance between a device and an optical fiber or optical microlens be less than 100 microns.
• both techniques ensure that there are no significant absorbing layers over the active region of the devices that will prevent light from escaping since the thinning technique of FIG. 1 reduces the thickness of the entire substrate 102 to about 5 microns or less and the approach of FIG. 2 removes the substrate 102 entirely, leaving multiple wholly independent optical devices.
• a manufacturer of opto-electronic devices has two avenues for obtaining the optical and electronic wafer - they can manufacture either or both themselves, or they can obtain one or both from a third party.
• the manufacturer can take measures to ensure that the pads on each are properly placed so as to align with each other when the optical chip is positioned over the electronic chip.
• typically electrical and optical chips are not designed concurrently, even if they are designed and fabricated within the same organization.
• the electronic chip is designed to be used with a variety of different optical chips, but the optical chips are commodity stock obtained from third parties (for example, chips containing: topside emitting vertical cavity lasers, bottom emitting vertical cavity lasers, distributed feedback (DFB) or distributed Bragg reflector (DBR) lasers (which each have better chirp and linewidth characteristics for long distance applications), topside receiving detectors or bottom receiving detectors) that are mass manufactured for distribution to multiple unrelated users, it is unlikely that the pads on the optical devices will all be located in the same place, even if they are otherwise compatible with the electronic chip.
• a single optical device 300 has contact pads 302, 304 placed in the position specified by its manufacturer.
• a portion of an electronic wafer 306 also has contact pads 308, 310, onto which an optical device can be connected, placed in the position specified by its manufacturer. If the optical device is flipped over, for flip-chip type bonding with the electronic wafer, the contact pads 302, 304, 308, 310, of each will not be aligned as shown in FIG. 4. This presents a problem in that it limits the ability to "mix-and match" devices.
• An AR coating prevents light from hitting the top of a detector device and being reflected at the detector-air interface due to the differences in the indexes of refraction. This is important for detectors because reflected light is light that does not enter the detector itself and hence can not be converted into electrical signals (i.e. it is 'lost light' from a system point of view). Thus an AR coating optimizes the collection efficiency of the detector because it prevents light from being reflected at that interface.
• Prior art lacks a way to eliminate the need to pattern a protective layer over the lasers while allowing the entire wafer (i.e. lasers and detectors) to be AR coated.
• the approaches of FIG. 1 and FIG. 2 can satisfy the first two attributes however, neither of those approaches satisfies the third or fourth since neither approach results in a large thermal mass attached to the devices (i.e. the substrate of the devices) or reduces stresses on the devices.
• the approach of FIG. 1 could potentially be made to satisfy the fourth attribute by leaving a thicker layer of substrate on the device. However, this could likely only be accomplished if the operating wavelength of the particular devices were very transparent to the wavelength at which the devices operated.
• a first aspect of the invention involves a method of creating a hybridized chip by combining a bottom active optical device, having a substrate on a side and active device contacts on a surface opposite the substrate, and an electronic chip having electronic chip contacts, when at least some of the active device contacts are not aligned with at least some of the electronic chip contacts, and each of the at least some active device contacts having an electrically corresponding electronic chip contact.
• the method involves adding an insulating layer, having a thickness, a first side and a second side, to the bottom active optical device by affixing the first side to the surface, creating sidewalls defining openings in the insulating layer extending from the second side to the first side at points substantially coincident with the active device contacts, making the sidewalls electrically conductive, and connecting the points and the electronic chip contacts with an electrically conductive material.
• a second aspect of the invention involves a hybridized chip has at least one bottom active optical device coupled to an electronic chip, the hybridized chip having been created using a described method.
• a third aspect of the invention involves a method of connecting two chips, each having electrically corresponding contacts to be joined together but are physically mismatched relative to each other.
• the method involves creating electrically conductive paths on an insulator, each of the electrically conductive paths extending between physical locations of contacts of one of the two chips and physical locations of the electrically corresponding contacts on the other of the two chips.
• a fourth aspect of the invention involves a module comprising two chips connected together according to one of the described methods.
• FIG. 1 illustrates approaches that have been used in the prior art to attach multiple bottom emitting devices to form an integrated electro-optical chip ;
• FIG. 2 illustrates approaches that have been used in the prior art to attach multiple bottom emitting devices to form an integrated electro-optical chip
• FIG. 3 illustrates a single optical device with contact pads placed in the position specified by its manufacturer and a portion of an electronic wafer with contact pads placed in the position specified by its manufacturer;
• FIG. 4 illustrates a single optical device with contact pads placed in the position specified by its manufacturer and a portion of an electronic wafer with contact pads placed in the position specified by its manufacturer of which each will not be aligned;
• FIG. 5 illustrates in simplified high level overview, one example approach according to the teachings of the invention
• FIG. 6 and 7 illustrates several different access way variant examples
• FIG. 8 illustrates an optical array in which fibers are supported by the substrate
• FIG. 9 illustrates an optical array that accommodates an array of microlenses
• FIG. 10 illustrates one example process for creating an electro-optical chip variant according to the techniques described
• FIG. 11 illustrates one example process for creating an electro-optical chip variant according to the techniques described
• FIG. 12 illustrates one example process for creating an electro-optical chip variant according to the techniques described
• FIG. 13 illustrates one example process for creating an electro-optical chip variant according to the techniques described
• FIG. 14 illustrates another opto-electronic device being created in a manner similar to the devices of FIGS. 10-12;
• FIG. 15 illustrates a process usable for bottom active devices
• FIG. 16A illustrates a process usable for topside active devices
• FIG. 16B illustrates the process where the contact holes are coated, but not filled, and can assist in alignment
• FIG. 16C shows an optical chip with its contacts rerouted by patterning traces on the substrate to match the contacts on another chip
• FIG. 16D shows the contacts on an electronic chip rerouted by patterning traces on the substrate to match the contacts on an optical chip
• FIG. 17 illustrates a process similar to that shown in Figure 16A except that a carrier is not used
• FIG. 18 illustrates a connection chip or adapter chip used to connect different devices
• FIG. 19 illustrates another alternative implementation, which is a further variant of the adapter or connection chip variant, usable for topside active devices;
• FIG. 20 A illustrates the stacking of two or more devices using one of the techniques according to the invention
• FIG. 20B illustrates a modulator stacked on top of a laser using one of the techniques according to the invention
• FIG. 21 illustrates an array of, for example, one hundred lasers created using one of the techniques according to the invention
• FIG. 22 illustrates the steps in creating an array for a DWDM application using one of the techniques according to the invention
• FIG. 23 illustrates the process of FIG. 22 from a top view.
• FIG. 5 shows, in simplified high level overview, one example approach according to the teachings of the invention. This approach overcomes shortcomings of the prior art while permitting close optical access, removing absorbing regions, providing a higher structural integrity, and having better thermal dissipation characteristics.
• a laser wafer 502 (made up of lasers integrated with a substrate 102) and a detector wafer 504 (made up of detectors integrated with a substrate 102) is obtained, for example, by manufacturing them using a conventional technique or by purchase from an appropriate third party.
• Trenches 506 are etched to process a wafer into individual devices (by etching into the substrate) or, in some cases, into appropriate groups of devices, for example, as shown in a commonly assigned application entitled Redundant Device Array filed concurrently herewith (and which is incorporated herein by reference) by etching into the substrate in some places while stopping the etch prior to it reaching the substrate in others.
• the invention is not the creation of the optical chip itself, per se (i.e, the creation of the wafer, growth of the devices, or etching to created discrete devices), the above would be skipped entirely if the optical device wafer was purchased instead of made.
• the optical device wafer is then inverted and aligned over an electronic wafer 508 and bonded to the electronic wafer 508 using, for example, conventional flip-chip bonding techniques or some other appropriate proprietary technique that accomplishes bonding of the optical wafer to the electronic wafer in a suitable and reliable manner.
• further processing of the substrate 102 can be accomplished, as described immediately below, either prior to bonding an optical wafer to the electronic wafer or after bonding, so long as it is done before cycling the devices over operational temperature extremes by device operation if done after.
• Such processing is unsuitable for the prior art techniques described above in connection with FIGS. 1 and 2 because, if used, it would dramatically increase the cost of producing devices by requiring individual bonding of each discrete device if the substrate were completely removed or dramatically reduce the yield, due to stress and/or strain problems when the substrate is very thin.
• the substrate is thinned down to a thickness in excess of 50 microns, typically to within a range of between about 50 microns to about the 100 micron thickness typically required for close optical access.
• the substrate is thinned to a thickness of between about 100 microns and about a thickness corresponding to the thickness of the optical device portion of the wafer.
• the substrate is thinned to between about 20 microns and about 50 microns.
• the thickness of the substrate is about equal to the thickness of the optical device portion of the wafer, thinning is not required.
• the substrate is thinned down to a thickness about equal to the thickness of the optical device portion of the wafer.
• the thickness of the overall substrate could also be kept larger that the thickness necessary for close optical access, for example, where access ways are constructed (as described below) to allow for insertion of an optical fiber or microlens into the access way to a separation spacing from the device within the close optical access range.
• access ways are constructed (as described below) to allow for insertion of an optical fiber or microlens into the access way to a separation spacing from the device within the close optical access range.
• An access way 510 in the form of a trench or hole is also etched or drilled in the substrate over the portion of an optical device where light is emitted or detected, for example, using conventional etching or drilling techniques, while preferably leaving some of the remaining substrate intact.
• different techniques can be used including laser drilling, etching or some combination thereof.
• the access ways may have straight sidewalls, sloped sidewalls or some combination thereof.
• GaAs Gallium Arsinate
• AlGaAs stop layer supporting optical devices such as VCSELs and/or photodetectors (interchangeably referred to herein as detectors)
• the access ways 510 are resist patterned on the substrate.
• the sample is loaded into a 13.56 MHz parallel plate reactive ion etcher (RLE) and evacuated to a pressure below about 3X10 "5 Torr before introduction of the process gasses to reduce or eliminate residual water. Once this base pressure is reached, the first part of the etch is initiated at the process conditions of Table 1.
• RLE parallel plate reactive ion etcher
• Table 1 This produces a straight sidewall extending from the surface of the substrate into the substrate for a distance towards the device.
• the process conditions are then optimized to produce the portion of the access ways 510 having sloped sidewalls with, in this example case, GaAs to AlGaAs selectivity near infinity with minimaldevice damage.
• the process conditions are shown in Table 2.
• the access way will be as small as possible, so as to maximize the amount of substrate left on the device.
• the remaining substrate provides a rigid framework which prevents the individual devices from undergoing stresses, for example, during attachment to the electronic wafer.
• additional removal of substrate may further be performed, for example, at the time the access way is created, or by patterning the substrate at some point, for example, following attachment to the electronic wafer.
• thermal dissipation advantage may be reduced or even eliminated.
• the ability to withstand stress and strain may also be decreased.
• the important aspect of the substrate removal is that sufficient substrate is left on the devices to ensure the desired thermal and structural characteristics are achieved.
• provision of the access ways may advantageously be, in some cases, performed before or after bonding is performed, for example, before, after, or while the trenches separating the individual devices are etched.
• an AR coating can be applied to the detectors, if desired.
• FIGS. 6 and 7 show several different accessways variant examples. For example, if the first variant was used, the access ways may extend entirely through the substrate (as shown in FIGS. 6a, 6b, 7a, 7c, 7e).
• the substrate remaining directly over the portion of an optical device where light is emitted or detected will be reduced to a thickness of about 100 microns or less to enable close optical access to the device.
• the thickness may be reduced to about 50 microns or less, and in some cases 20 microns or less, although typically the thickness will be within the range of about 20 microns to about 50 microns.
• the access way may further be advantageously used to accommodate an optical fiber, for example, as shown in FIGS. 6a, 6c, 7b or a microlens, for example, as shown in FIGS. 6b, 6d, 7a, 7c.
• an optical array in which ends of fibers are supported by the substrate can be created (such as shown in FIG. 8), an optical array that accommodates one or more individually placed microlenses supported by the substrate can be created (such as shown in FIGS. 6b, 6d, 7a, 7c, 7e), or an optical array that accommodates an array of microlenses can be created (such as shown in FIG. 9).
• the substrate can also be patterned to roughen the surface of the substrate and increase the exposed surface area for better thermal dissipation.
• FIGS. 10-13 are each example illustrations of the process of creating electro-optical chip variants according to the techniques described above.
• FIG. 10a is a simplified view of a single bottom surface emitting laser device 1002 that is part of an array of laser devices, the rest of which are not shown.
• the device 1002 is isolated from its neighbors by isolating trenches 1004 and is supported on a substrate 1006 made of an appropriate material, for example, Silicon (Si), Silicon-Germanium (SiGe), Gallium- Arsenide (GaAs) or Indium-Phosphate (InP).
• a substrate 1006 made of an appropriate material, for example, Silicon (Si), Silicon-Germanium (SiGe), Gallium- Arsenide (GaAs) or Indium-Phosphate (InP).
• Si Silicon
• SiGe Silicon-Germanium
• GaAs Gallium- Arsenide
• the particular material used for the substrate will likely be determined by factors independent of the invention, it is worth noting that stresses due to thermal factors can be reduced by matching the coefficients of expansion of the optical device substrate and the electronic wafer as closely as possible. Ideally, the two should be of the same material, so that the coefficients of expansion of both are the same.
• Electrical contacts 1008, 1010 used for laser excitation and control are each mounted on a stand 1012, 1014 for support.
• One end 1016, 1018 of each electrical contact acts as an electrode for the laser device and the other end of each is a pad 1020, 1022 onto which an electrically conductive material 1024, such as a solder, is deposited for bonding the device 1002 to an electronic wafer.
• FIG. 10b shows the laser device 1002 of FIG. 10a after the laser array has been inverted and positioned over corresponding pads 1026, 1028 of an electronic wafer 1030.
• FIG. 10c shows the laser device 1002 after it has been attached to the electronic wafer 1030 via a solder bond 1032 between the respective pads 1020, 1022, 1026, 1028.
• FIG. lOd shows the laser device after the substrate 1006 has been thinned to between about 20 microns and about 50 microns.
• FIG. lOe shows the device after the access way 1034 has been created in the substrate 1006, in this case via etching instead of drilling. Note that in this example, the access way extends from the surface of the substrate 1036 to the device cladding layer 1038.
• FIG. lOf shows the device of FIG. lOe after an optional thermally conductive material
• the 1040 has been applied to the device such as, for example, a low viscosity (so it flows well for good coverage) thermal epoxy having good thermal conductivity when cured.
• the process would be that same for a detector type device, except that the detector device may also be AR coated.
• FIGS. 1 la-1 If show another opto-electronic device being created in a manner similar to the one shown in FIGS. 10a- 1 Of except that this laser device uses the semiconductor material of the device as the stands 1102, 1104.
• FIGS. 12a-12f show another opto-electronic device being created in a manner similar to the preceding devices. As shown, this device is of the type where the device semiconductor material is not used for the stands. Additionally, the lasers of this optoelectronic device are grouped so that they can be used in a redundant fashion. As noted above, the creation of an array having redundant lasers is described in the incorporated by reference patent application entitled Redundant Optical Device Array. Specifically, FIG.
• FIG 13 shows two adjacent lasers in the array where, in addition to creating an access way 1034, grouping trenches 1302, 1304 are etched in the remaining substrate 1006 using known etching techniques, to a depth that connects the grouping trenches 1302, 1304 with some of the isolating trenches 1004.
• grouping trenches 1302, 1304 are etched in the remaining substrate 1006 using known etching techniques, to a depth that connects the grouping trenches 1302, 1304 with some of the isolating trenches 1004.
• two or more lasers can be arranged to share a common fiber with one or more serving as a back-up laser, such as described in commonly assigned application entitled Redundant Optical Device Array which is incorporated herein by reference.
• One advantage arising from grouping the lasers in this manner is that yield for a single wafer is increased because, for example, with a pair of grouped lasers, if one laser is damaged, the other can be used in its place. Another potential advantage to doing so can be an increased lifetime for the opto-electronic device. For example, when one laser of the pair finally dies, if the lasers are externally, independently selectable, the second laser can be selected and brought on line in place of the bad one. Yet another achievable advantage is reduced cost to achieve one or both of the immediately preceding two advantages. Since the incremental cost of increasing the number of lasers on a wafer is negligible, the improved yield and/or reliability/extended life is virtually free.
• FIG. 13 also shows a functional representation of an example array 1306 produced using the technique of FIGS. 12a-12f.
• the array 1306 is illustrated from the top of the device so that the access way 1034 and remaining substrate 1006 over each laser is clearly visible.
• the lasers are grouped in fours, a group 1308 being defined by the grouping trenches 1302, 1304 which ensure that there is no current path between adjacent lasers in the group 1308 via the substrate 1006 which is electrically conducting.
• some of the isolating trenches 1004 are shown although none would actually be visible from this vantage point.
• FIGS. 14a-14f show another opto-electronic device being created in a manner similar to the devices of FIGS. 10 through 12. As shown, this device is of the type where the device semiconductor material is used for the stands 1402, 1404. Additionally, the lasers of this opto-electronic device are also grouped in the manner of FIGS. 12 and 13 except in pairs (one of which is not shown), as is evident from the grouping trenches.
• a manufacturer of opto-electronic devices of the type described above has two avenues for obtaining the optical devices - they can manufacture them themselves, or they can obtain them from a third party.
• the optical devices referred to hereafter for simplicity as an “optical chip”
• the electronic wafer referred to hereafter for simplicity as an “electronic chip”
• the manufacturer can take measures to ensure that the pads on each are properly placed so as to align with each other when the optical chip is positioned over the electronic chip.
• typically electrical and optical chips are not designed concurrently, even if they are designed and fabricated within the same organization.
• the electronic chip is designed to be used with a variety of different optical chips, but the optical chips are commodity stock obtained from third parties (for example, chips containing: topside emitting cavity lasers, bottom emitting cavity lasers, DFB or DBR lasers, topside receiving detectors or bottom receiving detectors) that are mass manufactured for distribution to multiple unrelated users, it is unlikely that the pads on the optical devices will all be located in the same place, if they are otherwise compatible with the electronic chip.
• third parties for example, chips containing: topside emitting cavity lasers, bottom emitting cavity lasers, DFB or DBR lasers, topside receiving detectors or bottom receiving detectors
• a single optical device has contact pads placed in the position specified by its manufacturer and an electronic wafer also has contact pads, onto which an optical device can be connected, placed in the position specified by its manufacturer.
• the contact pads of each will not be aligned.
• the invention can be employed with lasers other than the bottom emitting lasers referred to in the examples up until now, as well as with bottom emitting lasers having different contact pad alignments, top or bottom receiving detectors.
• this allows for the selection and use of the "best-of-breed" chips having the best individual performance for the application and avoids eliminating such vendors merely because they can not, or will not, meet an electrical contact placement requirement or standard.
• two different processes are used, depending upon whether the optical devices are bottom emitting/receiving or topside emitting/receiving.
• bottom active will be used to refer to both bottom emitting devices (lasers) and bottom receiving devices (detectors).
• top active or “topside active” will refer to both top emitting lasers and top receiving detectors.
• the process as usable for bottom emitting/receiving devices i.e. bottom active devices
• the optical wafer 1502 was processed into an optical chip 1504 as discussed above.
• the optical chip 1504 can have been obtained from some tliird party.
• an insulating layer 1506 is added to the surface of the optical chip 1504 using known techniques.
• openings or vias 1508 are created in the insulating layer 1506 to allow access to the contact pads of the optical chip. This is again done by laser drilling or etching, for example in the manner used for creating througli holes in wafers described in commonly assigned applications entitled Multi-Piece Fiber Optic Component And Manufacturing Technique filed concurrently herewith and incorporated herein by reference.
• the openings or vias 1508 can be pre-formed in the insulating layer prior to attachment, for example, if the contact pad locations are known in advance. Then, the openings or vias 1508 are made electrically conductive by applying an electrically conductive material 1510 to the sidewalls of the openings or vias (which may optionally have been previously coated with an insulator) or filling the openings or vias with the material 1510.
• the openings or vias can be used to aid alignment. This can be done if the openings or vias are wide enough to allow the solder bumps on the other chip to "slot" into the holes, thereby providing an initial alignment between the two. Moreover, in some cases, capillary action will cause the solder to be partly drawn into the openings or vias as it melts causing a better connection and further aiding in alignment.
• the coating or filling of the openings or vias (as desired) can also be performed prior to attaching the insulating layer to the optical chip.
• electrical traces 1512 are patterned on the exposed side of the insulator to create a conductive path from the (now coated or filled) opening or via to the location(s) on the insulator surface that will align with the placement of the contact pads on the electrical wafer.
• a single trace can create two or more alternative connection points or create a connection region if the contacts to be mated with are offset from each other slightly, but within a manageable defined area.
• the electrical traces could be patterned on the electronic chip since, in general, most electronic chips already come with an insulating layer that can be used for contact rerouting.
• the process proceeds as described above, with the joining of the two chips 1514 (in this example, using flip-chip techniques) followed by, in the particular case, thinning of the subsfrate, removal of the subsfrate entirely, or leaving of the substrate at the thickness it is. Thereafter, creation of access ways 1516, patterning of the chip substrate, flowing of a thermal conductor, or application of AR coating can be accomplished as desired or needed.
• topside Active Device Process The process as usable for topside emitting/receiving devices (i.e. topside active devices) will now be explained, with reference to FIG. 16. To facilitate explanation, it should be presumed that the optical chip was obtained from some third party, the process of creating the optical chip itself being independent of the invention.
• either or both of two optional steps can be performed prior to starting the process.
• the first attaches a carrier by the top-side surface of the optical chip.
• This carrier can be made of any material and is merely used for rigidity and holding the optical chip during the rest of the processing.
• the second involves thinning the optical chip substrate. This reduces the amount of material that must be etched or drilled through to access the contacts present on the front of the optical chip.
• the process proceeds in an analogous manner to the process of FIG. 15 as follows.
• Holes or vias are either etched or drilled through the optical chip substrate to the contacts on the front of the optical chip.
• the holes or vias are then coated or filled with, an electrically conductive material (which may be under layered by an insulator coating) to bring the contacts out to the back of the optical chip.
• the holes or vias are etched or drilled in a suitable location and an electrical conductor can be added to the front side to connect the contact pad with the conductor coating or filling the vias or holes.
• the openings or vias can be used to aid alignment. This can be done if the openings or vias are wide enough to allow the solder bumps on the other chip to "slot" into the holes (FIG. 16B), thereby providing an initial alignment between the two. Moreover, in some cases, capillary action will cause the solder to be partly drawn into the openings or vias as it melts causing a better connection and further aiding in alignment. Or, if the vias or holes can be located so as to coincide with the proper location for aligned mating with the electronic chip, that can also be done, and the vias or holes can be connected to the contact pads on the front side using conventional techniques.
• the chips can be brought together and connected as described above.
• the carrier can now be removed. If the carrier is so thick as to cause optical access problems or has an incompatible complex refractive index which would adversely affect transmission of laser light through the carrier, it should be removed. In alternative variants, the carrier can be left on, even if it would cause optical access problems or has an incompatible complex refractive index, by patterning access ways or through holes in the carrier, preferably prior to attachment to the optical chip.
• one or more additional optical elements such as microlenses or waveguides, can be put on top of the carrier.
• FIG. 17 shows a process similar to that shown in FIG. 16 except a carrier is not used. Connection or Adapter Chip Alternative
• an "adapter" or connection chip can be readily fabricated by employing the teachings herein in a straightforward manner, thus allowing design and or manufacture to proceed nevertheless.
• FIG. 18 which shows a connection chip or adapter chip used to connect different devices
• the top side 1802 and bottom side 1804 of a common wafer 1800 is patterned so as to create traces 1806, 1808, 1810 on each side from the specified contact pad locations 1812, 1814, 1816, 1818 for each chip to some common point for each.
• FIG. 19 shows another alternative implementation, which is a further variant of the adapter or connection chip variant, usable for topside active devices.
• the adapter or connection chip 1902 has electrical contacts 1904 on only one side for direct connection to the optical chip 1906 via connection pads 1908 and connection to the electronic chip 1910 via, for example, standoffs 1912, jumpers, wires, ribbons or other known attachment devices.
• "optical vias" 1914 are also provided in the adapter to allow access to the optical light.
• the optical chip can be placed on top of the electronic chip and the connection chip can be placed on top of both chips to provide connectivity between the optical and electronic chips.
• connection chip or appropriately patterned insulating layer or substrate to account for pad mismatch
• connection chip or appropriately patterned insulating layer or substrate to account for pad mismatch
• the opto-electronic chips described above are made up of two (or potentially more) dissimilar types of optical devices. And it is undesirable to have the AR coating detrimentally affect the lasers.
• the devices that need to be AR coated do not have to be distinguished from those that ordinarily would not be AR coated.
• the process largely follows the process flows described above in comiection with FIG. 5 where the laser wafers and detector wafers are created, flipped over and attached to the electronic chip via flip-chip bonding techniques.
• the substrates are thinned, but as to the laser substrate, only to the point where the substrate could still be considered thick relative to the thickness of the laser cavity.
• the thickness of the substrate should be at least several times as large as the thickness of the laser cavity, in the case of DFBs and DBRs and the distance between the mirrors, in the case of VCSELs. Since the precise distance will vary from device to device, a good rule of thumb is to use a factor of 10X the thickness of the laser cavity. However, if the thickness can be controlled precisely, it can be less than the 10X factor, the particular minimum thickness being empirically ascertainable as the minimum thickness where the AR coating does not affect the laser's ability to lase.
• topside active lasers An analogous approach can be used for topside active lasers.
• a substrate which can be the carrier noted above, a separate substrate applied after carrier removal, or, if contact rerouting is not necessary or performed on the other chip, instead of a carrier
• the substrate is either thinned, after application, to a thickness as noted above, thinned to such thickness prior to application.
• the lasers and detectors can be anti-reflection coated at the same time. Thus, there is no need for special patterning or otherwise distinguishing between the lasers and detectors during the AR coating process.
• stacking of modulators on top of lasers in an array compatible format can be done. In fact, it can be done when the modulators are on top of or below the laser. Moreover, it can be done whether or not the two (or more) devices are created in a single epitaxial step. Similarly, stacking of topside active devices on top of either topside or backside active devices can be performed as can stacking of backside active devices on top of either topside or backside active devices such as shown in FIGS. 20A and in greater detail in for modulator mounted on a backside emitting laser 20B.
• Devices that have a lattice mismatch can similarly be stacked regardless of the functions the individual devices perform.
• devices from different epitaxial wafers can be integrated together on a common chip on a wafer scale level.
• lasers of different wavelengths can be intermixed for dual wavelength division multiplexing (DWDM) or multiple wavelength division multiplexing (MWDM) applications, such as shown in FIG. 21.
• DWDM dual wavelength division multiplexing
• MWDM multiple wavelength division multiplexing
• FIG. 21 shows an array of one hundred different wavelength lasers all integrated on a common chip on a wafer scale. By doing so, and making each laser selectable, a specific wavelength (or combination of wavelengths can be selected. Thereby eliminating the need for tunable lasers which rely on analog movements of physical pieces or show thermal changes or effects and where speed is limited to microseconds and accuracy is limited.
• wavelengths can be switched at the same rate that data is sent, thereby making construction of a system that multiplexes various data streams at different wavelengths at the bit rate.
• switching can be achieved in about 100 picoseconds (10s of gigabits/sec).
• FIG. 22 different devices, of different types (i.e. different types of lasers, lasers and detectors, etc.) can be intermixed such as shown in FIG. 22 from a cutaway side view.
• strips of two different wavelength lasers 2202, 2206 are created, as are two different strips of complementary wavelength photodetectors 2204, 2208.
• the strips of the first devices (illustratively lasers 2202 ( ⁇ ) are attached using the processes described herein.
• the strips of the next devices (illustratively detectors 2204 ( ⁇ )) are attached in similar fashion.
• the strips of the third devices (illusfratively lasers 2206 ( ⁇ 2 )) are attached in similar fashion.
• the strips of the last devices are attached in similar fashion.
• the substrate or carrier can be removed or thinned from all the devices at once, for example if they did not interfere with the integration of the next devices, or they can be removed or thinned after each set of devices is attached.
• FIG. 23 shows the integration of the devices of FIG. 22 from a top view. As shown, all the first wavelength lasers are attached. Then, all the first wavelength photodetectors are attached. Then all the second wavelength lasers are attached, followed by all the second wavelength photodetectors so that the end result is a fully integrated dual wavelength transceiver chip, a portion of which is shown in enlarged form on the right side of FIG. 23.
• the integration can readily be performed on an individual device (or device type) basis or can be done, for example, in strips (as shown) or by groups, with the substrate left on defining the strip 2202, 2204, 2206, 2208 or group. Still further, by integrating groups of redundant lasers of one wavelength with those of other wavelengths, an extremely reliable DWDM or MWDM module can be produced at low cost.
• a large array can be constructed that can serve as both a pumping laser and a communications laser, either at different times or concurrently.
• the above description is only representative of illustrative embodiments. For the convenience of the reader, the above description has focused on a representative sample of all possible embodiments, a sample that teaches the principles of the invention. The description has not attempted to exhaustively enumerate all possible variations. That alternate embodiments may not have been presented for a specific portion of the invention, or that further undescribed alternate embodiments may be available for a portion, is not to be considered a disclaimer of those alternate embodiments.
• One of ordinary skill will appreciate that many of those undescribed embodiments incorporate the same principles of the invention and others are equivalent.

Landscapes

• Physics & Mathematics (AREA)
• Engineering & Computer Science (AREA)
• Power Engineering (AREA)
• General Physics & Mathematics (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Condensed Matter Physics & Semiconductors (AREA)
• Computer Hardware Design (AREA)
• Electromagnetism (AREA)
• Optics & Photonics (AREA)
• Manufacturing & Machinery (AREA)
• Semiconductor Lasers (AREA)
• Optical Couplings Of Light Guides (AREA)
• Solid State Image Pick-Up Elements (AREA)
• Led Device Packages (AREA)

Applications Claiming Priority (15)

Publications (2)

Family

ID=27569722

Family Applications (3)

Family Applications After (2)

Country Status (7)

Families Citing this family (21)

Citations (5)

Family Cites Families (20)

• 2002
  • 2002-06-28 CN CNB028130898A patent/CN100367584C/zh not_active Expired - Lifetime
  • 2002-06-28 WO PCT/US2002/022089 patent/WO2003003425A1/en not_active Application Discontinuation
  • 2002-06-28 CA CA002447365A patent/CA2447365A1/en not_active Abandoned
  • 2002-06-28 CN CNB028130979A patent/CN1274005C/zh not_active Expired - Lifetime
  • 2002-06-28 KR KR10-2003-7016822A patent/KR20040015284A/ko not_active Application Discontinuation
  • 2002-06-28 KR KR1020037016812A patent/KR100918512B1/ko active IP Right Grant
  • 2002-06-28 EP EP02753370A patent/EP1399952A4/de not_active Withdrawn
  • 2002-06-28 CA CA002447345A patent/CA2447345A1/en not_active Abandoned
  • 2002-06-28 CA CA002447369A patent/CA2447369A1/en not_active Abandoned
  • 2002-06-28 DE DE60219161T patent/DE60219161T2/de not_active Expired - Lifetime
  • 2002-06-28 KR KR10-2003-7016813A patent/KR20040015748A/ko not_active Application Discontinuation
  • 2002-06-28 WO PCT/US2002/022291 patent/WO2003003426A1/en active IP Right Grant
  • 2002-06-28 CA CA002447368A patent/CA2447368A1/en not_active Abandoned
  • 2002-06-28 CN CNB028131002A patent/CN1285098C/zh not_active Expired - Lifetime
  • 2002-06-28 CN CNA028130901A patent/CN1579002A/zh active Pending
  • 2002-06-28 EP EP02756474A patent/EP1399953B1/de not_active Expired - Lifetime
  • 2002-06-28 AT AT02756474T patent/ATE358333T1/de not_active IP Right Cessation
  • 2002-06-28 WO PCT/US2002/020695 patent/WO2003003420A1/en not_active Application Discontinuation
  • 2002-06-28 EP EP02749716A patent/EP1410424A4/de not_active Withdrawn
  • 2002-06-28 WO PCT/US2002/022293 patent/WO2003003427A1/en active Application Filing
  • 2002-06-28 KR KR1020097011845A patent/KR100964927B1/ko active IP Right Grant
  • 2002-06-28 KR KR1020037016814A patent/KR100936525B1/ko active IP Right Grant

Patent Citations (5)

Also Published As

Similar Documents

Legal Events