EP1253521A3 - Méthode et appareil de signalisation entre des dispositifs d'un système de mémoire - Google Patents

Méthode et appareil de signalisation entre des dispositifs d'un système de mémoire Download PDF

Info

Publication number
EP1253521A3
EP1253521A3 EP02009031A EP02009031A EP1253521A3 EP 1253521 A3 EP1253521 A3 EP 1253521A3 EP 02009031 A EP02009031 A EP 02009031A EP 02009031 A EP02009031 A EP 02009031A EP 1253521 A3 EP1253521 A3 EP 1253521A3
Authority
EP
European Patent Office
Prior art keywords
bus
capabilities
control circuitry
signaling
allow adjustment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP02009031A
Other languages
German (de)
English (en)
Other versions
EP1253521B1 (fr
EP1253521A2 (fr
Inventor
Frederick A. Ware
Ely K. Tsern
Richard E. Perego
Craig E. Hampel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rambus Inc
Original Assignee
Rambus Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=26731741&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=EP1253521(A3) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority claimed from US09/841,911 external-priority patent/US6675272B2/en
Application filed by Rambus Inc filed Critical Rambus Inc
Publication of EP1253521A2 publication Critical patent/EP1253521A2/fr
Publication of EP1253521A3 publication Critical patent/EP1253521A3/fr
Application granted granted Critical
Publication of EP1253521B1 publication Critical patent/EP1253521B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1689—Synchronisation and timing concerns
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C29/50008—Marginal testing, e.g. race, voltage or current testing of impedance
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C29/50012—Marginal testing, e.g. race, voltage or current testing of timing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Memory System (AREA)
  • Logic Circuits (AREA)
  • Measurement Of Velocity Or Position Using Acoustic Or Ultrasonic Waves (AREA)
EP20020009031 2001-04-24 2002-04-23 Méthode et appareil de signalisation entre des dispositifs d'un système de mémoire Expired - Lifetime EP1253521B1 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US841911 2001-04-24
US09/841,911 US6675272B2 (en) 2001-04-24 2001-04-24 Method and apparatus for coordinating memory operations among diversely-located memory components
US53340 2001-10-22
US10/053,340 US7484064B2 (en) 2001-04-24 2001-10-22 Method and apparatus for signaling between devices of a memory system

Publications (3)

Publication Number Publication Date
EP1253521A2 EP1253521A2 (fr) 2002-10-30
EP1253521A3 true EP1253521A3 (fr) 2006-12-13
EP1253521B1 EP1253521B1 (fr) 2011-01-26

Family

ID=26731741

Family Applications (2)

Application Number Title Priority Date Filing Date
EP20020009032 Expired - Lifetime EP1291778B1 (fr) 2001-04-24 2002-04-23 Méthode et dispositif pour coordonner des opérations de mémoire parmi des composants de mémoires diversément placés
EP20020009031 Expired - Lifetime EP1253521B1 (fr) 2001-04-24 2002-04-23 Méthode et appareil de signalisation entre des dispositifs d'un système de mémoire

Family Applications Before (1)

Application Number Title Priority Date Filing Date
EP20020009032 Expired - Lifetime EP1291778B1 (fr) 2001-04-24 2002-04-23 Méthode et dispositif pour coordonner des opérations de mémoire parmi des composants de mémoires diversément placés

Country Status (3)

Country Link
EP (2) EP1291778B1 (fr)
JP (1) JP4535664B2 (fr)
DE (1) DE60220863T2 (fr)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8391039B2 (en) 2001-04-24 2013-03-05 Rambus Inc. Memory module with termination component
US6675272B2 (en) 2001-04-24 2004-01-06 Rambus Inc. Method and apparatus for coordinating memory operations among diversely-located memory components
JP4159415B2 (ja) 2002-08-23 2008-10-01 エルピーダメモリ株式会社 メモリモジュール及びメモリシステム
US7188208B2 (en) * 2004-09-07 2007-03-06 Intel Corporation Side-by-side inverted memory address and command buses
US7571296B2 (en) * 2004-11-11 2009-08-04 Nvidia Corporation Memory controller-adaptive 1T/2T timing control
US7996590B2 (en) * 2004-12-30 2011-08-09 Samsung Electronics Co., Ltd. Semiconductor memory module and semiconductor memory system having termination resistor units
DE102005013238B4 (de) 2005-03-22 2015-07-16 Infineon Technologies Ag Verfahren und Einrichtung zum Übertragen von Justierinformation für Datenschnittstellen-Treiber eines RAM-Bausteins
US8370581B2 (en) 2005-06-30 2013-02-05 Intel Corporation System and method for dynamic data prefetching
US9384128B2 (en) 2014-04-18 2016-07-05 SanDisk Technologies, Inc. Multi-level redundancy code for non-volatile memory controller
JP7176305B2 (ja) * 2018-09-03 2022-11-22 株式会社オートネットワーク技術研究所 中継装置、中継方法及びコンピュータプログラム
FR3100629B1 (fr) 2019-09-10 2023-04-07 St Microelectronics Grenoble 2 Communication par bus CAN
FR3100628B1 (fr) * 2019-09-10 2023-04-14 St Microelectronics Grenoble 2 Communication par bus CAN
JP7529628B2 (ja) 2021-07-26 2024-08-06 株式会社日立製作所 プリント配線板及び情報処理装置

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0831402A1 (fr) * 1996-09-23 1998-03-25 Hewlett-Packard Company Configuration dynamique du cadencement pour l'adaption aux conditions de chargement du bus mémoire
EP0849685A2 (fr) * 1996-12-19 1998-06-24 Texas Instruments Incorporated Système de bus de communication entre processeurs et modules de mémoire
EP0855653A1 (fr) * 1997-01-23 1998-07-29 Hewlett-Packard Company Dispositif de commande de mémoire avec retard d'impulsions programmable
US5892981A (en) * 1996-10-10 1999-04-06 Hewlett-Packard Company Memory system and device
US6137734A (en) * 1999-03-30 2000-10-24 Lsi Logic Corporation Computer memory interface having a memory controller that automatically adjusts the timing of memory interface signals
US6151271A (en) * 1998-01-23 2000-11-21 Samsung Electronics Co., Ltd. Integrated circuit memory devices having data selection circuits therein which are compatible with single and dual rate mode operation and methods of operating same
US6191997B1 (en) * 2000-03-10 2001-02-20 Mosel Vitelic Inc. Memory burst operations in which address count bits are used as column address bits for one, but not both, of the odd and even columns selected in parallel.
US6226723B1 (en) * 1996-09-20 2001-05-01 Advanced Memory International, Inc. Bifurcated data and command/address communication bus architecture for random access memories employing synchronous communication protocols

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3543336B2 (ja) * 1993-07-20 2004-07-14 株式会社ルネサステクノロジ 半導体装置および半導体装置の配線方式
JP3328638B2 (ja) * 1994-01-21 2002-09-30 株式会社日立製作所 メモリ装置
JP2935694B2 (ja) * 1997-04-25 1999-08-16 松下電器産業株式会社 半導体集積回路およびシステム、並びにクロック信号とデータ信号との間のスキューを低減する方法
JPH1185345A (ja) * 1997-09-02 1999-03-30 Toshiba Corp 入出力インターフェース回路及び半導体システム
JP2002510118A (ja) * 1998-04-01 2002-04-02 モサイド・テクノロジーズ・インコーポレーテッド 半導体メモリ非同期式パイプライン
KR100305647B1 (ko) * 1998-05-27 2002-03-08 박종섭 동기식메모리장치
KR100287542B1 (ko) * 1998-11-26 2001-04-16 윤종용 웨이브 파이프라인 스킴을 구비한 동기형 반도체 메모리 장치및 그것의 데이터 패스 제어 방법
JP3803204B2 (ja) * 1998-12-08 2006-08-02 寛治 大塚 電子装置
US6654897B1 (en) * 1999-03-05 2003-11-25 International Business Machines Corporation Dynamic wave-pipelined interface apparatus and methods therefor
US6675272B2 (en) * 2001-04-24 2004-01-06 Rambus Inc. Method and apparatus for coordinating memory operations among diversely-located memory components

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6226723B1 (en) * 1996-09-20 2001-05-01 Advanced Memory International, Inc. Bifurcated data and command/address communication bus architecture for random access memories employing synchronous communication protocols
EP0831402A1 (fr) * 1996-09-23 1998-03-25 Hewlett-Packard Company Configuration dynamique du cadencement pour l'adaption aux conditions de chargement du bus mémoire
US5892981A (en) * 1996-10-10 1999-04-06 Hewlett-Packard Company Memory system and device
EP0849685A2 (fr) * 1996-12-19 1998-06-24 Texas Instruments Incorporated Système de bus de communication entre processeurs et modules de mémoire
EP0855653A1 (fr) * 1997-01-23 1998-07-29 Hewlett-Packard Company Dispositif de commande de mémoire avec retard d'impulsions programmable
US6151271A (en) * 1998-01-23 2000-11-21 Samsung Electronics Co., Ltd. Integrated circuit memory devices having data selection circuits therein which are compatible with single and dual rate mode operation and methods of operating same
US6137734A (en) * 1999-03-30 2000-10-24 Lsi Logic Corporation Computer memory interface having a memory controller that automatically adjusts the timing of memory interface signals
US6191997B1 (en) * 2000-03-10 2001-02-20 Mosel Vitelic Inc. Memory burst operations in which address count bits are used as column address bits for one, but not both, of the odd and even columns selected in parallel.

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
THE INSTITUDE OF ELECTRICAL AND ELECTRONICS ENGINEERS: "Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface Signalling Technology (RamLink)", 19 March 1996, IEEE STD 1596.4-1996, XP002315223 *

Also Published As

Publication number Publication date
JP4535664B2 (ja) 2010-09-01
DE60220863D1 (de) 2007-08-09
EP1291778A2 (fr) 2003-03-12
EP1291778A3 (fr) 2005-08-17
EP1253521B1 (fr) 2011-01-26
EP1253521A2 (fr) 2002-10-30
DE60220863T2 (de) 2008-03-13
EP1291778B1 (fr) 2007-06-27
JP2002342154A (ja) 2002-11-29

Similar Documents

Publication Publication Date Title
EP1516260B1 (fr) Terminaison pour bus memoire
EP1253521A3 (fr) Méthode et appareil de signalisation entre des dispositifs d'un système de mémoire
US10756579B2 (en) Transmission unit, reception unit, and communication system
EP1630683B1 (fr) Dispositif et procédé pour signalisation dépendant de la topographie
KR100790821B1 (ko) 반도체 메모리 장치에서의 온다이 터미네이션 회로
US8102186B2 (en) Semiconductor integrated circuit with first and second transmitter-receivers
WO2004114370A3 (fr) Procede et dispositif de configuration et de remplacement dynamiques de tampon de prelecture
US20040174195A1 (en) Apparatus and method for generating clock signals
US8195855B2 (en) Bi-directional multi-drop bus memory system
US6504790B1 (en) Configurable DDR write-channel phase advance and delay capability
KR100539252B1 (ko) 데이터 버스 및 커맨드/어드레스 버스를 통해 전송되는신호의 충실도를 향상시킬 수 있는 메모리 모듈 및 이를포함하는 메모리 시스템
US9673818B2 (en) Semiconductor integrated circuit with data transmitting and receiving circuits
US6346830B1 (en) Data input/output circuit and interface system using the same
CN114079600A (zh) 执行自适应均衡的接收器电路和包括该接收器电路的系统
US7843213B1 (en) Signal termination scheme for high speed memory modules
US6507218B1 (en) Method and apparatus for reducing back-to-back voltage glitch on high speed data bus
US7864183B1 (en) Dynamic switching of memory termination characteristics in a graphics system
US20040257109A1 (en) Termination providing apparatus mounted on memory module or socket and memory system using the apparatus
ITMI20010875A1 (it) Pannello in particolare per sistemi di computer e procedimento di controllo di impedenza per esso
EP1419629B1 (fr) Egalisation de diaphonie destinee a des circuits d'attaque d'entree/sortie
US6765406B2 (en) Circuit board configured to provide multiple interfaces
KR20200049711A (ko) 메모리 판정 피드백 등화기
JP2003167839A (ja) 半導体メモリ装置
CN115328431A (zh) 高速音频和控制集成总线及装置
KR101570180B1 (ko) 신호 충실도를 향상시킨 반도체 메모리 모듈 및 반도체 메모리 시스템

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

RIN1 Information on inventor provided before grant (corrected)

Inventor name: PEREGO, RICHARD E.

Inventor name: TSERN, ELY K.

Inventor name: HAMPEL, CRAIG E.

Inventor name: WARE, FREDERICK A.

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 13/16 20060101AFI20060621BHEP

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 13/16 20060101AFI20060621BHEP

Ipc: G06F 13/42 20060101ALI20061107BHEP

17P Request for examination filed

Effective date: 20070115

17Q First examination report despatched

Effective date: 20070712

AKX Designation fees paid

Designated state(s): DE FR GB IT

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: RAMBUS INC.

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 60239030

Country of ref document: DE

Date of ref document: 20110310

Kind code of ref document: P

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 60239030

Country of ref document: DE

Effective date: 20110310

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20111027

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 60239030

Country of ref document: DE

Effective date: 20111027

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 15

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 16

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20200427

Year of fee payment: 19

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20200427

Year of fee payment: 19

Ref country code: IT

Payment date: 20200423

Year of fee payment: 19

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 60239030

Country of ref document: DE

Representative=s name: BOSCH JEHLE PATENTANWALTSGESELLSCHAFT MBH, DE

Ref country code: DE

Ref legal event code: R081

Ref document number: 60239030

Country of ref document: DE

Owner name: RAMPART ASSET MANAGEMENT, LLC, AUSTIN, US

Free format text: FORMER OWNER: RAMBUS INC., SUNNYVALE, CALIF., US

Ref country code: DE

Ref legal event code: R082

Ref document number: 60239030

Country of ref document: DE

Representative=s name: EISENFUEHR SPEISER PATENTANWAELTE RECHTSANWAEL, DE

Ref country code: DE

Ref legal event code: R081

Ref document number: 60239030

Country of ref document: DE

Owner name: RAMBUS INC. (N.D.GES. DES STAATES DELAWARE), S, US

Free format text: FORMER OWNER: RAMBUS INC., SUNNYVALE, CALIF., US

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20210428

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 60239030

Country of ref document: DE

Owner name: RAMPART ASSET MANAGEMENT, LLC, AUSTIN, US

Free format text: FORMER OWNER: HIGHLANDS LLC, GARRISON, NY, US

Ref country code: DE

Ref legal event code: R081

Ref document number: 60239030

Country of ref document: DE

Owner name: RAMPART ASSET MANAGEMENT, LLC, AUSTIN, US

Free format text: FORMER OWNER: RAMBUS INC. (N.D.GES. DES STAATES DELAWARE), SAN JOSE, CA, US

Ref country code: DE

Ref legal event code: R082

Ref document number: 60239030

Country of ref document: DE

Representative=s name: BOSCH JEHLE PATENTANWALTSGESELLSCHAFT MBH, DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20210423

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210430

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210423

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 60239030

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200423