EP1145286A3 - Procede de structuration d'une couche metallifere - Google Patents

Procede de structuration d'une couche metallifere

Info

Publication number
EP1145286A3
EP1145286A3 EP99964395A EP99964395A EP1145286A3 EP 1145286 A3 EP1145286 A3 EP 1145286A3 EP 99964395 A EP99964395 A EP 99964395A EP 99964395 A EP99964395 A EP 99964395A EP 1145286 A3 EP1145286 A3 EP 1145286A3
Authority
EP
European Patent Office
Prior art keywords
structuring
metalliferous layer
metalliferous
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP99964395A
Other languages
German (de)
English (en)
Other versions
EP1145286A2 (fr
Inventor
Stephan Wege
Kerstin Krahl
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qimonda AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of EP1145286A2 publication Critical patent/EP1145286A2/fr
Publication of EP1145286A3 publication Critical patent/EP1145286A3/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H01L21/31116—Etching inorganic layers by chemical means by dry-etching
    • H01L21/31122—Etching inorganic layers by chemical means by dry-etching of layers not containing Si, e.g. PZT, Al2O3

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Inorganic Chemistry (AREA)
  • Plasma & Fusion (AREA)
  • Drying Of Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
EP99964395A 1998-12-04 1999-12-03 Procede de structuration d'une couche metallifere Withdrawn EP1145286A3 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE19856082 1998-12-04
DE19856082A DE19856082C1 (de) 1998-12-04 1998-12-04 Verfahren zum Strukturieren einer metallhaltigen Schicht
PCT/DE1999/003876 WO2000034985A2 (fr) 1998-12-04 1999-12-03 Procede de structuration d'une couche metallifere

Publications (2)

Publication Number Publication Date
EP1145286A2 EP1145286A2 (fr) 2001-10-17
EP1145286A3 true EP1145286A3 (fr) 2002-04-24

Family

ID=7890037

Family Applications (1)

Application Number Title Priority Date Filing Date
EP99964395A Withdrawn EP1145286A3 (fr) 1998-12-04 1999-12-03 Procede de structuration d'une couche metallifere

Country Status (6)

Country Link
US (1) US6511918B2 (fr)
EP (1) EP1145286A3 (fr)
JP (1) JP2002536817A (fr)
KR (1) KR100417724B1 (fr)
DE (1) DE19856082C1 (fr)
WO (1) WO2000034985A2 (fr)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6818493B2 (en) * 2001-07-26 2004-11-16 Motorola, Inc. Selective metal oxide removal performed in a reaction chamber in the absence of RF activation
US7358171B2 (en) * 2001-08-30 2008-04-15 Micron Technology, Inc. Method to chemically remove metal impurities from polycide gate sidewalls
JP4358556B2 (ja) * 2003-05-30 2009-11-04 富士通マイクロエレクトロニクス株式会社 半導体装置の製造方法
WO2004109772A2 (fr) * 2003-05-30 2004-12-16 Tokyo Electron Limited Procede et systeme de gravure d'une matiere dielectrique a k eleve
KR100541152B1 (ko) * 2003-07-18 2006-01-11 매그나칩 반도체 유한회사 반도체 소자의 금속 배선층 형성 방법
DE10338422B4 (de) * 2003-08-18 2007-08-16 Infineon Technologies Ag Selektiver Plasmaätzprozess zur Aluminiumoxid-Strukturierung und dessen Verwendung
US7964512B2 (en) * 2005-08-22 2011-06-21 Applied Materials, Inc. Method for etching high dielectric constant materials
JP4853057B2 (ja) * 2006-03-09 2012-01-11 セイコーエプソン株式会社 強誘電体メモリ装置の製造方法
JP5028829B2 (ja) * 2006-03-09 2012-09-19 セイコーエプソン株式会社 強誘電体メモリ装置の製造方法
US7780862B2 (en) * 2006-03-21 2010-08-24 Applied Materials, Inc. Device and method for etching flash memory gate stacks comprising high-k dielectric
US8722547B2 (en) * 2006-04-20 2014-05-13 Applied Materials, Inc. Etching high K dielectrics with high selectivity to oxide containing layers at elevated temperatures with BC13 based etch chemistries
CN117238763A (zh) * 2023-08-30 2023-12-15 上海稷以科技有限公司 基于钛衬底的二氧化硅刻蚀方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4026742A (en) * 1972-11-22 1977-05-31 Katsuhiro Fujino Plasma etching process for making a microcircuit device
US3923568A (en) * 1974-01-14 1975-12-02 Int Plasma Corp Dry plasma process for etching noble metal
US3951709A (en) * 1974-02-28 1976-04-20 Lfe Corporation Process and material for semiconductor photomask fabrication
DE2738839A1 (de) * 1977-08-29 1979-03-15 Siemens Ag Plasma-aetzverfahren fuer chrom- schichten
US4432132A (en) * 1981-12-07 1984-02-21 Bell Telephone Laboratories, Incorporated Formation of sidewall oxide layers by reactive oxygen ion etching to define submicron features
US4568410A (en) * 1984-12-20 1986-02-04 Motorola, Inc. Selective plasma etching of silicon nitride in the presence of silicon oxide
JP3160336B2 (ja) * 1991-12-18 2001-04-25 株式会社東芝 半導体装置の製造方法
US5496437A (en) * 1993-06-10 1996-03-05 Ceram Incorporated Reactive ion etching of lead zirconate titanate and ruthenium oxide thin films
JP3238563B2 (ja) 1994-03-16 2001-12-17 株式会社東芝 半導体装置の製造方法
JP2956485B2 (ja) * 1994-09-07 1999-10-04 日本電気株式会社 半導体装置の製造方法
US5866484A (en) * 1996-07-09 1999-02-02 Nippon Steel Corporation Semiconductor device and process of producing same
JPH10178095A (ja) * 1996-07-09 1998-06-30 Nippon Steel Corp 半導体装置及びその製造方法
US6350699B1 (en) * 2000-05-30 2002-02-26 Sharp Laboratories Of America, Inc. Method for anisotropic plasma etching using non-chlorofluorocarbon, fluorine-based chemistry

Also Published As

Publication number Publication date
KR20010086078A (ko) 2001-09-07
WO2000034985A2 (fr) 2000-06-15
KR100417724B1 (ko) 2004-02-11
JP2002536817A (ja) 2002-10-29
US6511918B2 (en) 2003-01-28
WO2000034985A3 (fr) 2002-02-14
US20020011461A1 (en) 2002-01-31
DE19856082C1 (de) 2000-07-27
EP1145286A2 (fr) 2001-10-17

Similar Documents

Publication Publication Date Title
AU4981799A (en) Method for forming a copper film on a substrate
EP0939531A3 (fr) Méthode de formation d'une icône
AU8103998A (en) Remediation method
AU2832697A (en) Method for drilling micro-miniature through holes in a sensor substrate
AU2048700A (en) A method for increasing electronic business
AU3559499A (en) Method for selecting a substrate intended for use in a cutting operation
EP1145286A3 (fr) Procede de structuration d'une couche metallifere
IL143440A0 (en) A method for forming a conductive layer on a substrate
AU8009098A (en) Method for removing one or several layers selectively
AU7914898A (en) Remediation method
AU2002220632A1 (en) Method for applying a substrate
AU3613399A (en) A boundary layer separator
AU2452899A (en) Method for etching
AU1260600A (en) Geoelectric pre-prospecting method
AU6665398A (en) Improved method for manufacturing a circuit on a circuit substrate
AU6353499A (en) Film manufacturing method
AU1795499A (en) Method for predicting the existence of a curve in a road portion
AU7940898A (en) Immunodiagnostic method for granzymes
AU2649699A (en) A method for manufacturing a cable
AU1390600A (en) Method for making polyester
AU5893199A (en) A machine and a method therefor
AU7063298A (en) Etching method
AU4784799A (en) Method for forming a nickel-titan plating
AU3942499A (en) Providing decoration on a substrate
AU6350099A (en) Contaminant removal method

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

XX Miscellaneous (additional remarks)

Free format text: DERZEIT SIND DIE WIPO-PUBLIKATIONSDATEN A3 NICHT VERFUEGBAR.

PUAK Availability of information related to the publication of the international search report

Free format text: ORIGINAL CODE: 0009015

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

RIC1 Information provided on ipc code assigned before grant

Free format text: 7H 01L 21/311 A, 7H 01L 21/3213 B

17P Request for examination filed

Effective date: 20010430

RBV Designated contracting states (corrected)

Designated state(s): DE FR GB IE IT

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: INFINEON TECHNOLOGIES AG

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: QIMONDA AG

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Effective date: 20111118