EP1111576A2 - Dispositif d'affichage à cristaux liquides et sa méthode de commande - Google Patents

Dispositif d'affichage à cristaux liquides et sa méthode de commande Download PDF

Info

Publication number
EP1111576A2
EP1111576A2 EP00125689A EP00125689A EP1111576A2 EP 1111576 A2 EP1111576 A2 EP 1111576A2 EP 00125689 A EP00125689 A EP 00125689A EP 00125689 A EP00125689 A EP 00125689A EP 1111576 A2 EP1111576 A2 EP 1111576A2
Authority
EP
European Patent Office
Prior art keywords
scanning
liquid crystal
signal
lines
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP00125689A
Other languages
German (de)
English (en)
Other versions
EP1111576A3 (fr
Inventor
Reiichi NEC Corporation Kobayashi
Toshiyuki NEC Corporation Noguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of EP1111576A2 publication Critical patent/EP1111576A2/fr
Publication of EP1111576A3 publication Critical patent/EP1111576A3/fr
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0205—Simultaneous scanning of several lines in flat panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0232—Special driving of display border areas
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters

Definitions

  • the present invention relates to a display using a liquid crystal panel and more particularly to the liquid crystal display and a driving method for the liquid crystal display carrying out a complete blanking display in a blanking area (blanking period) in which no image is displayed at an upper side and a lower side of a screen.
  • a conventional liquid crystal display as shown in Fig. 5, is provided with a controller 1 and an oscillating circuit 2.
  • the controller 1 receives an image input signal Iin supplied from outside and a clock signal S2 supplied from an oscillating circuit 2.
  • the controller 1 generates an image data signal S1a and a input pulse S1b, a clock signal S1c and an output enable signal S1d for generating a scanning signal and outputs them.
  • the controller 1 is connected to a display signal circuit 3 and a scanning signal circuit 4.
  • the display signal circuit 3 receives the image data signal Sla, generates pixel (picture element) data signal S3-1 to pixel data signal S3-m and outputs pixel data signal S3-1 to the pixel data signal S3-m to a liquid crystal panel 5.
  • the scanning signal circuit 4 is provided with a shift register (not shown) for receiving the input pulse S1b and for shifting synchronously with the clock signal S1c and outputs the input pulse S1b as scanning signal S4-1 to scanning signal S4-m to the liquid crystal panel 5 when receiving the output enable signal S1d.
  • An output side of the display signal circuit 3 is connected to data signal line Y1 to data signal line Ym of the liquid crystal panel 5.
  • An output side of the scanning signal circuit 4 is connected to scanning signal line X1 to scanning signal line Xn of the liquid crystal panel 5.
  • the liquid crystal panel 5 is provided with a plurality of pixel areas at intersection points of the data signal line Y1 to data signal line Ym and scanning signal line X1 to scanning signal line Xn and displays an image by supplying pixel data signal S3-1 to the pixel data signal S3-m to pixel areas selected by scanning signal S4-1 to scanning signal S4-n among all the pixel areas.
  • the image input signal Iin and the clock signal S2 are input into the controller 1. Then, the image data signal S1a, the input pulse S1b, the clock signal S1c and the enable signal S1d are output from the controller 1.
  • the image data signal S1a is input into the display signal circuit 3 and then pixel data signal S3-1 to pixel data signal S3-m are output from the display signal circuit 3.
  • the input pulse S1b, the clock signal S1c and the output enable signal S1d are input into the scanning signal circuit 4.
  • the input pulse S1b shifts synchronously with the clock signal S1c, and scanning signal S4-1 to scanning signal S4-n are output when the output enable signal S1d is in a active mode, namely, a high level (hereinafter referred to as H level) .
  • No scanning signal S4-1 to no scanning signal S4-n are output when the output enable signal S1d is in a non-active mode, namely, a low level (hereinafter referred to as L level).
  • the pixel data signal S3-1 to pixel data signal S3-m and the scanning signal S4-1 to scanning signal S4-n are input into the liquid crystal panel 5.
  • pixel data signal S3-1 to pixel data signal S3-m are supplied to pixel areas selected by scanning signal S4-1 to scanning signal S4-n and then an image corresponding to pixel data signal S3-1 to pixel data signal S3-m which are selected is displayed.
  • Figure 7 is a view explaining an operation of the conventional liquid crystal display when a number of scanning signal X1 to scanning signal Xn is 1200, a number of scanning lines for an image display area (image display period) of the image input signal Iin is 1080 and a total of scanning lines is 1125.
  • a state [1] shows scanning signal S4-1 when pixel data signal S3-1 to pixel data signal S3-m of a first line for the image display area (image display period) is firstly written in the liquid crystal panel 5.
  • the output enable signal S1d is always in active mode.
  • the input pulse S1b is shifted synchronously with the clock signal S1c, and pixel data signal S3-1 to pixel data signal S3-m of a second line are written in the liquid crystal panel 5.
  • pixel data signal S3-1 to pixel data signal S3-m of the first line through a 1080 th line are written in the liquid crystal panel 5.
  • a state [2] shows a scanning signal S4-1080 when pixel data signal S3-1 to pixel data signal S3-m of the 1080 th line are written in the liquid crystal panel 5.
  • a state [3] shows the scanning signal S4-1 of the first line and a scanning signal S4-1126 of an 1126 th line when a next line is the 1126 th line, namely, the next is returned to the first line. Therefore, concerning the 1126 th line and following lines, pixel data signal S3-1 to pixel data signal S3-m are written similarly to a fifth line to an 1125 th line.
  • a state [4] shows an example of the liquid crystal panel 5 displaying a state in that a start of the blanking area is taken as a start of an image display area.
  • black parts show a blanking area 5a and blanking area 5c and a white part is an image display area 5b.
  • the blanking area 5a and the blanking area 5c are written at an upper side and a lower side of the image display area 5b, and another image display area 5d is displayed under the blanking area 5c at the lower side. Therefore, there is a problem in that it is impossible to write complete blanking areas at the upper side and at the lower side of the image display area.
  • a technique is used in which a digital signal process is applied to the image input signal Iin when a number of scanning signal line X1 to scanning signal line Xn is larger than a total of the scanning lines in a vertical period.
  • the number of the scanning signal line X1 to scanning signal line Xn of the liquid crystal panel 5 is 1200
  • the number of scanning lines of the image input signal Iin in the image display area is 1080 and the total of the scanning lines is 1125
  • the image input signal Iin is stored in a frame memory and a process for preparing blanking areas.
  • the liquid crystal panel is carried out in which the total of scanning lines is 1200 while the number of scanning lines in the image display area is kept to 1080.
  • the total of scanning lines is increased by executing a such a digital process, there is a problem in that parts such as a frame memory and a frame memory controller increase and a configuration becomes complicated and large.
  • Japanese Patent Publication No. 2820061 discloses a liquid crystal panel using a poly-silicon technique in which a complicated scanning signal circuit is configured in a liquid crystal panel, a plurality of scanning signals are made in active modes and thereby complete blanking areas are written in the upper side and the lower side of the image display area.
  • a liquid crystal panel using an amorphous silicon technique which is mainly used in recent years, an electron mobility is remarkable delayed compared with the liquid crystal panel using the poly-silicon technique, and therefore, there is no practical use though the complicated scanning signal circuit is configured in the liquid crystal panel. That is, since the scanning signal circuit is a shift register of a simple configuration, it is impossible to make the plurality of scanning signals in the active mode at a same time by the conventional driving method shown in Fig. 6.
  • a liquid crystal display including:
  • a preferable mode is one wherein in the first operation mode, the scanning signal circuit outputs the scanning signal once for one horizontal period of the image input signal and in the second operation mode, the scanning signal circuit outputs the plurality of the scanning signals for the blanking area at the same time.
  • a preferable mode is one wherein in the first operation mode, the scanning signal circuit outputs the scanning signals plural times for one horizontal period of the image input signal in order to enlarge the image and in the second operation mode, the scanning signal circuit outputs the plurality of the scanning signals for the blanking area at the same time.
  • a preferable mode is one wherein in the second operation mode, the scanning signal circuit outputs the plurality of the scanning signals into an odd line and an even line separated from the scanning signal lines.
  • liquid crystal panel is an active matrix liquid crystal panel using a thin film transistor of amorphous silicon as an active element.
  • a driving method for a liquid crystal display including: a step, when a number of scanning signal lines of a liquid crystal panel is larger than a number of scanning lines of image input signals for a vertical period, of outputting a scanning signal for one horizontal period of image input signal for an image display area in a vertical direction of a screen of the liquid crystal panel and of outputting a plurality of scanning signals at a same time for a blanking area in which no image is displayed at an upper side and a lower side of the screen in the vertical direction.
  • a driving method for a liquid crystal display including: a step, when a number of scanning signal lines of a liquid crystal panel is larger than a number of scanning lines of image input signals for a vertical period, of outputting scanning signals plural times for one horizontal period of image input signal in order to enlarge an image for an image display area in a vertical direction of a screen of the liquid crystal panel and of outputting a plurality of scanning signals at a same time for a blanking area in which no image is displayed at an upper side and a lower side of the screen in the vertical direction.
  • a preferable mode wherein the plurality of the scanning signals are output separately into odd lines and even lines for a blanking area in which no image is displayed at the upper side and the lower side of the screen in the vertical direction.
  • the controller when the number of scanning signal lines of the liquid crystal panel equals the number of scanning lines of one vertical period of the image input signal, the controller outputs the input pulse, the clock signal and the output instruction signal in the first operation mode for the image display area of the screen of the liquid crystal panel in the vertical direction and outputs the input pulse, the clock signal and the output instruction signal in the second operation mode for the blanking area of the screen displaying no image at the upper side and the lower side of the screen in the vertical direction, therefore, it is possible to write complete blanking at the upper side and lower side of the image display area without a digital signal process using a frame memory or a like in spite of a relatively simple liquid crystal panel using the amorphous silicon technique.
  • the controller when the controller receives an image input signal of which a number of pixels is half or less than a number of scanning pixels of the liquid crystal panel, the controller outputs the clock signal plural times and the scanning signal circuit outputs scanning signals synchronously with the clock signals plural times, therefore, it is possible to enlarge the image.
  • Figure 1 is a block diagram showing an electrical configuration of a liquid crystal display according to the first embodiment of the present invention.
  • the liquid crystal display according to the first embodiment, as shown in Fig. 1, is provided with a controller 11 and an oscillating circuit 12.
  • the controller 11 includes a plurality of logic circuits and a like, receives an image input signal Iin supplied from outside and a clock signal S12 supplied from the oscillating circuit 12 and generates an image data signal S11a and an input pulse S11b, a clock signal S11c and an output instruction signal, such as an output enable signal S11d, for scanning signal generation in order to output them.
  • the controller 11 when number of scanning signal lines of a liquid crystal panel 15 in the liquid crystal display is larger than number of the image input signal Iin for one vertical period, outputs the input pulse S11b, the clock signal S11c and the output enable signal S11d in a first operation mode for an image display area of the liquid crystal panel 15 in a vertical direction and outputs the input pulse S11b, the clock signal S11c and the output enable signal S11d and outputs the input pulse S11b, the clock signal S11c and the output enable signal S11d in a second operation mode for a blanking area in which no image is displayed at an upper side and a lower side of the liquid crystal panel 15 in the vertical direction.
  • the controller 11 is connected to a display signal circuit 13 and a scanning signal circuit 14.
  • the display signal circuit 13 receives the image data signal S11a, generates pixel data signal S13-1 to pixel data signal S13-m and outputs them.
  • the scanning signal circuit 14 includes a shift register for receiving the input pulse S11b and shifting synchronously with the clock signal S11c and a like and outputs the input pulse S11b as scanning signal S14-1 to scanning signal S14-n when receiving the output enable signal S11d.
  • An output side of the display signal circuit 13 is connected to data signal line Y1 to data signal line Ym of the liquid crystal panel 15 and an output side of the scanning signal circuit 14 is connected to scanning signal line X1 to scanning signal line Xn.
  • the liquid crystal panel 15 includes a plurality of pixel areas provided at intersection points of data signal line Y1 to data signal line Ym and scanning signal line X1 to scanning signal line Xn and displays an image by supplying pixel data signal S13-1 to pixel data signal S13-m to image areas selected by scanning signal 14-1 to scanning signal S14-n among all the image areas.
  • the liquid crystal panel 15 is an active-matrix type, and includes active elements of a TFT (Thin Film Transistor) using amorphous silicon and memory cells for storing pixel data signal S13-1 to pixel data signal S13-m as the pixel areas.
  • TFT Thin Film Transistor
  • the image input signal Iin and the clock signal S12 are input into the controller 11, and the image data signal S11a, the input pulse S11b, the clock signal S11c and the output enable signal S11d are output from the controller 11.
  • the image data signal S11a is input into the display signal circuit 13 and pixel data signal S13-1 to pixel data signal S13-n are output from the display signal circuit 13.
  • the input pulse S11b, the clock signal S11c and the output enable signal S11d are input into the scanning signal circuit 14.
  • the input pulse S11b shifts synchronously with the clock signal S11c, and scanning signal S14-1 to scanning signal S14-n are output when the output enable signal S11d is an H level.
  • the pixel data signal S13-1 to pixel data signal S13-m and scanning signal S14-1 to scanning signal S14-n are input into the liquid crystal panel 15.
  • pixel data signal S13-1 to pixel data signal S13-m are supplied to the pixel areas selected by scanning signal S14-1 to scanning signal S14-n, and the display corresponding to pixel data signal S13-1 to pixel data signal S13-m is displayed.
  • Figure 2A is a timing chart and Fig. 2B is a view for explaining an operation of the liquid crystal display according to the first embodiment when number of scanning signal line X1 to scanning signal line Xn is larger than total of scanning lines of the image input signal Iin.
  • Figure 2A and Fig. 2B show an operation of the liquid crystal display when number of scanning signal line X1 to scanning signal line Xn is 1200, number of the image input signal Iin for the image display area is 1080 and total of scanning lines is 1125.
  • the output enable signal S11d becomes the H level
  • a scanning signal S14-1140 is output from the scanning signal circuit 14 and last pixel data signal S13-1 to last pixel data signal S13-m in the image display area for 1080 lines are input from the display signal circuit 13 to the liquid crystal panel 15.
  • the output enable signal S11d becomes an L level and the scanning signal S14-1140 in the state [1] becomes in a non-active state.
  • thirty pulses inverting per one pulse of the clock signal S11c are input to the scanning signal circuit 14 and transfer in the scanning signal circuit 14 synchronously with the clock signal S11c.
  • the controller 11 executes an operation in the second operation mode.
  • the output enable signal S11d becomes the H level and thirty odd lines are output from among sixty lines of scanning signal S14-1 to scanning signal S14-60 in the blanking area of the upper side from the scanning signal circuit 14 at a same time.
  • blanking lines are written in thirty odd lines of the upper side in the liquid crystal panel 15 at a same time.
  • the controller 11 executes an operation in the second operation mode.
  • the output enable signal S11d becomes the H level, thirty input pulses S11b transfer in the scanning circuit 14 synchronously with one clock signal S11c and thirty even scanning signals are output from among sixty signals of scanning signal S14-1 to scanning signal S14-60 in the blanking area of the upper side from the scanning signal circuit 14 at a same time. As a result, blanking lines are written in thirty even lines of the upper side in the liquid crystal panel 15 at a same time. Polarities of these scanning signals are inverse to those of the thirty odd scanning signals in the state [2]. In the state [2] and the state [3] shown in Fig. 2A and Fig.
  • the clock signal of a period similar to the image display period is input to the scanning signal circuit 14.
  • Periods in the state [2] and the state [3] may be longer or shorter than a horizontal period, if only the blanking areas are written in the liquid crystal panel 15.
  • the output enable signal S11d becomes the L level and the scanning signal becomes a non-active mode.
  • one clock signal S11c is input to the scanning signal circuit 14 and thirty input pulses S11b transfer of synchronously with one clock signal S11c to the blanking area at the lower side.
  • the output enable signal S11d becomes the H level and thirty odd scanning signals are output among sixty signals of scanning signal S14-1141 to scanning signal S14-1200 of the blanking area at the lower side. As a result, blanking lines are written in thirty odd lines of the liquid crystal panel 15 at the lower side at a same time.
  • the output enable signal S11d becomes the H level, thirty input pulses S11b transfer in the scanning signal circuit 14 synchronously with one clock signal S11c, and thirty even scanning signals among sixty of the scanning signal S14-1141 to scanning signal S14-1200 of the blanking area at the lower side.
  • the input pulse S11b of the H level is input for one clock signal S11c.
  • one clock signal S11c is input into the scanning signal circuit 14.
  • thirty input pulses S11b become non-active modes and one input pulse S11b transfers to a start of the image display area.
  • the controller 11 executes the first operation mode, the output enable signal S11d becomes the H level, scanning signal S14-61 is output from the scanning signal circuit 14, and pixel data signal S13-1 to pixel data signal S13-m of the first line in image display area having 1080 lines are input from the display signal circuit 13 to the liquid crystal panel 15.
  • scanning signal S14-62 to scanning signal S14-1140 are sequentially output from the display signal circuit 13 to the liquid crystal panel 15 per one horizontal period of the image input signal Iin.
  • pixel data signal S13-1 to pixel data signal S13-m of the corresponding line are input from the display signal circuit 13 to the liquid crystal panel 15.
  • the controller 11 for the image display area in the vertical direction of the liquid crystal panel 15, outputs the input pulse S11b, clock signal S11c and the output enable signal S11d in the first operation mode and, for the blanking area at the upper side and the lower side of the screen in the vertical direction, outputs the input pulse S11b, the clock signal S11c and the output enable signal S11d in the second operation mode, therefore, though the liquid crystal panel 15 of relatively simple configuration using the amorphous silicon technique is used, complete blanks can be written at the upper side and the lower side.
  • Figure 3 is a block diagram showing an electrical configuration of a liquid crystal display according to a second embodiment of the present invention, and same numerals are applied to same elements in Fig. 1.
  • the liquid crystal display is provided with a controller 21 different from a controller 11 in Fig. 1.
  • the controller 21 receives image signal inH such as an interlace signal of an HDTV [High Definition Television] signal in which a scanning line for one vertical period is half or less than a scanning signal of a liquid crystal panel 15 and outputs an input pulse S21b, the clock signal S21c and the output enable signal S21d in a first operation mode for an image display area in a vertical direction of a screen of the liquid crystal panel 15.
  • a scanning signal circuit 14 receives the input pulse S21b, the clock signal S21c and the output enable signal S21d and outputs a plurality of scanning signals for one horizontal period of the image input signal inH.
  • Figure 4 is a timing chart of each section for explaining operation of the liquid crystal display, a vertical axis shows a logic level and a horizontal axis shows a time.
  • Figure 4 shows an operation when an interlace signal of the HDTV in which a number of the scanning lines is 1080 for the image display area is 1080, a total of scanning lines is 1125 is written as the image input signal inH.
  • the controller 21 outputs the clock signal S21c two times to an pixel data signal S13-1 to pixel data signal S13-m of one line and the scanning signal circuit 14 outputs sequentially a scanning signal S14-k and a scanning signal S14-(k+1) synchronously with the clock signal S21c.
  • the output enable signal S21d is not always in active mode, a pulse width is made narrow and pulse widths for a first writing time and a second writing time of pixel data signal S13-1 to pixel data signal S13-m are similar.
  • the controller 21 when the controller 21 receives the image input signal inH in which the scanning line of one vertical period is half or less of the scanning signal line of the liquid crystal panel 15, the controller 21 outputs the clock signal S21c two times and the scanning signal circuit 14 outputs sequentially the scanning signal S14-k and the scanning signal S14- (K+1) synchronously with the clock signal S21c, therefore, the image is enlarged and blanking lines area written at an upper side and a lower side of an image display area with relatively simple configuration.
  • the liquid crystal panel is not limited to the active-matrix type and a passive-matrix type may be used. Also, it is possible to increase or decrease a number of scanning lines of the image input scanning signal, a number of scanning lines for the blanking area, a number of scanning lines in the image display area and a number of scanning lines of the liquid crystal panel 15 in accordance with necessity.
  • pixel data signal S13-1 to pixel data signal S13-m may be written three or more times in accordance with the number of the scanning signals of the liquid crystal panel 15, not limited to twice.
  • the display signal circuit 13 shown in Fig. 1 and Fig. 3 may directly receive an image input signal in and output pixel data signal S13-1 to pixel data signal S13-m.
  • the present invention may be applied to all apparatuses for displaying an image by supplying pixel data to pixel areas selected by a scanning signal image, for example, a PDP (Plasma Display Panel).

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)
EP00125689A 1999-11-25 2000-11-23 Dispositif d'affichage à cristaux liquides et sa méthode de commande Withdrawn EP1111576A3 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP33517099A JP2001154639A (ja) 1999-11-25 1999-11-25 液晶表示装置及びその駆動方法
JP33517099 1999-11-25

Publications (2)

Publication Number Publication Date
EP1111576A2 true EP1111576A2 (fr) 2001-06-27
EP1111576A3 EP1111576A3 (fr) 2003-04-09

Family

ID=18285550

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00125689A Withdrawn EP1111576A3 (fr) 1999-11-25 2000-11-23 Dispositif d'affichage à cristaux liquides et sa méthode de commande

Country Status (4)

Country Link
EP (1) EP1111576A3 (fr)
JP (1) JP2001154639A (fr)
KR (1) KR100374378B1 (fr)
TW (1) TW501357B (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1117086A2 (fr) * 2000-01-12 2001-07-18 Nec Corporation Dispositif d'affichage écrivant les données de suppression pendant la période de suppression verticale

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4843166B2 (ja) * 2001-09-17 2011-12-21 東芝モバイルディスプレイ株式会社 液晶表示装置
KR100464208B1 (ko) * 2001-12-20 2005-01-03 엘지.필립스 엘시디 주식회사 액정 표시장치 및 그 구동방법
JP4846217B2 (ja) * 2004-09-17 2011-12-28 東芝モバイルディスプレイ株式会社 液晶表示装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04165329A (ja) * 1990-10-30 1992-06-11 Toshiba Corp 液晶表示装置の駆動方法
US5448259A (en) * 1991-12-02 1995-09-05 Kabushiki Kaisha Toshiba Apparatus and method for driving a liquid crystal display
EP0730258A1 (fr) * 1995-02-28 1996-09-04 Sony Corporation Appareil d'affichage matriciel fonctionnant avec différents standards vidéo
WO1998021707A1 (fr) * 1996-11-08 1998-05-22 Seiko Epson Corporation Unite de commande pour panneau a cristaux liquides, dispositif a cristaux liquides et appareil electronique
EP0847194A2 (fr) * 1996-12-04 1998-06-10 Nec Corporation Commande du niveau d'affichage de la partie périphérique d'une image dans un dispositif des visualisation à panneau d'affichage à cristaux liquides
US5867141A (en) * 1995-03-30 1999-02-02 Nec Corporation Driving method for liquid crystal display of gate storage structure

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04165329A (ja) * 1990-10-30 1992-06-11 Toshiba Corp 液晶表示装置の駆動方法
US5448259A (en) * 1991-12-02 1995-09-05 Kabushiki Kaisha Toshiba Apparatus and method for driving a liquid crystal display
EP0730258A1 (fr) * 1995-02-28 1996-09-04 Sony Corporation Appareil d'affichage matriciel fonctionnant avec différents standards vidéo
US5867141A (en) * 1995-03-30 1999-02-02 Nec Corporation Driving method for liquid crystal display of gate storage structure
WO1998021707A1 (fr) * 1996-11-08 1998-05-22 Seiko Epson Corporation Unite de commande pour panneau a cristaux liquides, dispositif a cristaux liquides et appareil electronique
EP0847194A2 (fr) * 1996-12-04 1998-06-10 Nec Corporation Commande du niveau d'affichage de la partie périphérique d'une image dans un dispositif des visualisation à panneau d'affichage à cristaux liquides

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 016, no. 463 (P-1428), 25 September 1992 (1992-09-25) -& JP 04 165329 A (TOSHIBA CORP), 11 June 1992 (1992-06-11) *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1117086A2 (fr) * 2000-01-12 2001-07-18 Nec Corporation Dispositif d'affichage écrivant les données de suppression pendant la période de suppression verticale
EP1117086A3 (fr) * 2000-01-12 2002-09-04 Nec Corporation Dispositif d'affichage écrivant les données de suppression pendant la période de suppression verticale

Also Published As

Publication number Publication date
KR20010051914A (ko) 2001-06-25
EP1111576A3 (fr) 2003-04-09
TW501357B (en) 2002-09-01
KR100374378B1 (ko) 2003-03-04
JP2001154639A (ja) 2001-06-08

Similar Documents

Publication Publication Date Title
US7724269B2 (en) Device for driving a display apparatus
US5844539A (en) Image display system
KR920000355B1 (ko) 디스플레이 패널 구동장치
US20010033278A1 (en) Display device driving circuit, driving method of display device, and image display device
JP5332485B2 (ja) 電気光学装置
JPH09325741A (ja) 画像表示システム
US20040041769A1 (en) Display apparatus
US20030020702A1 (en) Scanning line driver circuits, electrooptic apparatuses, electronic apparatuses and semiconductor devices
JP2002132224A (ja) 液晶表示装置および液晶駆動方法
US20070080915A1 (en) Display driver, electro-optical device, electronic instrument, and drive method
EP1111576A2 (fr) Dispositif d'affichage à cristaux liquides et sa méthode de commande
CN102142238A (zh) 图像显示系统
JP2008151986A (ja) 電気光学装置、走査線駆動回路および電子機器
US6020873A (en) Liquid crystal display apparatus with arbitrary magnification of displayed image
JPH11282437A (ja) 液晶表示パネルのインタフェース装置
JPH0854601A (ja) アクティブマトリクス型液晶表示装置
JP2010091968A (ja) 走査線駆動回路および電気光学装置
JPH0961788A (ja) 液晶表示装置
JP3623304B2 (ja) 液晶表示装置
JP2924842B2 (ja) 液晶表示装置
JP3408507B2 (ja) 液晶表示装置及びその駆動方法
JP3058002B2 (ja) Ｌｃｄマルチシンク駆動装置及び駆動方法
JP2001042838A (ja) 液晶表示装置とその駆動方法
JPH06347752A (ja) アクティブマトリクス型液晶表示装置
KR100256974B1 (ko) 멀티 스캔 장치

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

17P Request for examination filed

Effective date: 20030303

17Q First examination report despatched

Effective date: 20030603

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Effective date: 20030930