EP1028606A2 - Circuit pour alimenter au moins une lampe à décharge à basse pression - Google Patents

Circuit pour alimenter au moins une lampe à décharge à basse pression Download PDF

Info

Publication number
EP1028606A2
EP1028606A2 EP00100767A EP00100767A EP1028606A2 EP 1028606 A2 EP1028606 A2 EP 1028606A2 EP 00100767 A EP00100767 A EP 00100767A EP 00100767 A EP00100767 A EP 00100767A EP 1028606 A2 EP1028606 A2 EP 1028606A2
Authority
EP
European Patent Office
Prior art keywords
capacitor
diode
harmonic filter
voltage output
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP00100767A
Other languages
German (de)
English (en)
Other versions
EP1028606A3 (fr
EP1028606B1 (fr
Inventor
Bernd Rudolph
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Osram GmbH
Original Assignee
Patent Treuhand Gesellschaft fuer Elektrische Gluehlampen mbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Patent Treuhand Gesellschaft fuer Elektrische Gluehlampen mbH filed Critical Patent Treuhand Gesellschaft fuer Elektrische Gluehlampen mbH
Publication of EP1028606A2 publication Critical patent/EP1028606A2/fr
Publication of EP1028606A3 publication Critical patent/EP1028606A3/fr
Application granted granted Critical
Publication of EP1028606B1 publication Critical patent/EP1028606B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14—Circuit arrangements
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14—Circuit arrangements
    • H05B41/26—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc
    • H05B41/28—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S315/00—Electric lamp and discharge devices: systems
    • Y10S315/07—Starting and control circuits for gas discharge lamp using transistors

Definitions

  • the invention relates to a circuit arrangement for operating at least one low-pressure discharge lamp according to the preamble of claim 1.
  • Such a circuit arrangement is for example in the European patent EP 0 253 224 B1.
  • This patent describes a circuit arrangement for high-frequency operation of low-pressure discharge lamps.
  • the Circuit arrangement has a mains voltage rectifier, an inverter, a load circuit designed as a series resonance circuit and a harmonic filter, which is intended to reduce the mains current harmonic content.
  • the harmonic filter has a series connection of two diodes, which in the forward direction on Mains voltage rectifiers are connected to a capacitor which is the center tap connects between the diodes and the voltage output of the inverter, and another capacitor, the center tap between the diodes connects with a tap in the series resonance circuit. It also has Harmonic filter two more diodes that are parallel to the two diodes of the harmonic filter are switched and their center tap with the voltage output of the Inverter is connected.
  • the circuit arrangement according to the invention has a mains voltage rectifier, one parallel to the DC voltage output of the mains voltage rectifier switched capacitor, an inverter with a downstream, as Series resonant circuit designed load circuit, one parallel to the DC voltage input the smoothing capacitor switched by the inverter and a harmonic filter, that has at least one diode and a capacitor.
  • a first connection of the at least one capacitor of the harmonic filter with the resonance capacitor of the series resonance circuit with a first electrode the at least one diode of the harmonic filter and with the DC voltage output of the mains voltage rectifier.
  • the parallel to the DC voltage output of the mains voltage rectifier switched capacitor dimensioned so that its capacity is at least 0.33 times the capacitance of the resonance capacitor.
  • This advantageous dimensioning the capacitance values of the aforementioned capacitors is even for the case that the voltage drop across the at least one low-pressure discharge lamp exceeds the voltage drop across the smoothing capacitor an almost sinusoidal mains current draw and a correspondingly low harmonic content guaranteed.
  • the Capacity of the parallel to the DC voltage output of the mains voltage rectifier switched capacitor advantageously at most as large as the capacity of the resonance capacitor.
  • the figure shows a schematic representation of the invention Circuit arrangement according to a preferred embodiment of the Invention.
  • This circuit arrangement has a mains voltage input j1, j2 and a filter circuit connected to the mains voltage input j1, j2, which off a current-compensated filter choke L1, a non-current-compensated filter choke L2 and a capacitor C1, and one downstream of the filter circuit Mains voltage rectifier GL.
  • Parallel to the DC voltage output of the mains voltage rectifier GL is at the junction points j3, j4 Support capacitor C2 switched.
  • To the positive output of the mains voltage rectifier GL is connected to the anode of a diode D1 via junction j3.
  • the cathode of the diode D1 is with the positive connection of a smoothing capacitor C3 connected.
  • the negative terminal of the smoothing capacitor C3 is across junction j4 with the negative output of the line rectifier GL connected.
  • the smoothing capacitor C3 serves as a DC voltage source for a free-swinging half-bridge inverter that by two transistors Q1, Q2, its control device N1, N2, N3, L3, L4, R1, R2, R4, R5 and the emitter resistors R3, R6 and two freewheeling diodes D2, D3, each parallel to the collector-emitter path of one of the transistors Q1 or Q2 are switched, is formed.
  • the DC input of the half-bridge inverter Q1, Q2 from the collector terminal of transistor Q1 and the emitter terminal of the transistor Q2 and the emitter resistor R5 are formed is arranged in parallel to the smoothing capacitor C3.
  • a load circuit designed as a series resonance circuit is connected to the voltage output, that is, at the center tap M.
  • the load circuit the primary winding N1 of the toroidal transformer belonging to the control device, a coupling capacitor C4, a lamp inductor L5 and one Resonance capacitor C6, all of which are connected in series.
  • the center tap M of the half-bridge inverter Q1, Q2 is via the primary winding N1, the coupling capacitor C4, the lamp inductor L5 and the resonance capacitor C6 with the Anode of the diode D1 and connected to the junction j3.
  • the circuit arrangement also has a trapezoidal capacitor C7, the first connection with the anode of the diode D1 and with the branch point j3 and its second connection with the center tap M of the half-bridge inverter Q1, Q2 connected is.
  • the circuit arrangement has a starting device, the from a diac DC, a starting capacitor C9, a resistor R7 and one Diode D4 exists, and connections j5, j6, j7, j8 for two low-pressure discharge lamps connected in series LP1, LP2, and an auxiliary ignition capacitor C8.
  • the auxiliary ignition capacitor C8 is arranged parallel to the second low-pressure discharge lamp LP2.
  • a first connection of the auxiliary ignition capacitor C8 is via a node in the load circuit with the resonance capacitor C6 and with the lamp choke L5 connected.
  • the second connection of the auxiliary ignition capacitor C8 is connected to the second Electrode of the first low-pressure discharge lamp LP1 and with the first electrode connected to the second low-pressure discharge lamp LP2.
  • the first electrode of the First low pressure discharge lamp LP1 is connected to the cathode via connection j5 the diode D1, with the collector of the transistor Q1 and with the positive terminal of the smoothing capacitor C3 and via the connection j6, the resistor R7 and the starting capacitor C9 with the connection j4 and with the negative Terminal of the smoothing capacitor C3 connected.
  • the second electrode of the second low-pressure discharge lamp LP2 is connected to the lamp inductor via connection j8 L5, the resonance capacitor C6 and with the auxiliary ignition capacitor C8 connected.
  • the starting device is used to start the half-bridge inverter Q1, Q2.
  • the Diac DC generates trigger pulses after switching on the control gear for the base of transistor Q2.
  • a connection of the Diacs DC is for this purpose with one arranged between the resistor R7 and the starting capacitor C9 Tap connected while the other connection of the DC DC via the base series resistor R4 is connected to the base of transistor Q2.
  • the inverter is a free-swinging half-bridge inverter with two Bipolar transistors Q1, Q2 are formed.
  • the inverter is controlled essentially by means of the toroidal transformer N1, N2, N3, whose primary winding N1 is arranged in the load circuit and its secondary windings N2, N3 in each case in a base circuit of one of the two inverter transistors Q1, Q2 are arranged.
  • the control device has for both transistors Q1, Q2 each have a basic series resistor R1 or R4, an inductor L3 or L4 and a resistor R2 connected in parallel with the base-emitter junction or R5, which improves the switching behavior of the inverter transistors Q1, Q2.
  • the supporting capacitor C2 is connected the mains voltage rectified by the mains voltage rectifier GL.
  • the start capacitor C9 is connected to the Breakdown voltage of the diac DC is charged so that the diac DC trigger pulses generated for driving the base electrode of transistor Q2 and thereby the oscillation of the half-bridge inverter Q1, Q2 triggers.
  • the base electrodes of the transistors Q1, Q2 are driven in such a way that the transistors Q1, Q2 switch alternately.
  • the starting capacitor C9 is turned on after the transistor Q2 is turned on via the diode D4 Switching path of transistor Q2 and discharged so far via emitter resistor R6 that the diac DC no longer generates any further trigger pulses.
  • the Load circuit and a high-frequency flows through the lamps LP1, LP2 connected in series AC, whose frequency is determined by the switching clock of transistors Q1, Q2 is determined.
  • a DC voltage is built up on the smoothing capacitor C3, whose value is approximately 1.4 times to 1.5 times the peak value of the mains voltage corresponds.
  • the coupling capacitor C4 is about half of the am Smoothing capacitor C3 applied voltage applied.
  • the transistors Q1, Q2 By alternating Switching the transistors Q1, Q2 becomes the center tap alternately with the negative one and the positive terminal of the smoothing capacitor C3 and the potential of the center tap correspondingly reduced or increased. Thereby flows in the load circuit determined by the transistor switching clock, high-frequency Alternating current. During the switching breaks of the transistors Q1, Q2, during the block both transistors Q1, Q2, holds the one stored in the lamp choke L5 Energy maintains the current flow through the corresponding freewheeling diode D2 or D3.
  • the lamp choke L5 forms a series resonance circuit with the resonance capacitor C6.
  • the electrical components of the circuit arrangement are dimensioned so that for igniting a gas discharge in the low-pressure discharge lamps LP1, LP2 on the resonance capacitor C6 and on the auxiliary ignition capacitor C8 a resonance-exaggerated Voltage is provided. After the gas discharge has ignited the series resonance circuit C6, L5 by the impedance of the discharge paths the low-pressure discharge lamps LP1, LP2 are damped.
  • the diode D1, the backup capacitor C2, the trapezoidal capacitor C7 and the resonance capacitor C6 form a harmonic filter that is in the switching cycle of the inverter Q1, Q2 and small amounts of charge proportional to the mains voltage in the smoothing capacitor C3 feeds.
  • the support capacitor C2, the resonance capacitor C6, the trapezoidal capacitor C7 and the diode D1 act together as a charge pump.
  • the trapezoidal capacitor C7 will then correspond to the potential difference caused by the difference the instantaneous value of the voltage at the support capacitor C2 and the potential at Center tap M is determined, loaded. There is a pulsating capacitor C2 DC voltage whose frequency is twice the mains voltage frequency is. If the mains voltage is just passing its apex, the Trapezoidal capacitor C7 charged to approximately 1.4 times the mains voltage value.
  • the trapezoidal capacitor C7 thereby receives a higher potential than the smoothing capacitor C3 and can therefore be Discharge diode D1 into smoothing capacitor C3.
  • the nominal value of the Capacitance of the support capacitor C2 at least 0.33 times the nominal value the capacitance of the resonance capacitor C6.
  • the nominal value of the capacitance of the support capacitor C2 should be the nominal value the capacitance of the resonance capacitor C6.
  • Suitable dimensioning of the electrical components is preferred in Table I. Specified embodiment.
  • the circuit arrangement according to the invention can have additional components, such as, for example, a device for preheating the electrode filaments of the low-pressure discharge lamps LP1, LP2 or a safety shutdown which switches off the inverter in the event of defective lamps.
  • the harmonic filter can have at least one further diode which is polarized in the forward direction, a first electrode of this diode having the direct voltage output of the mains voltage rectifier and the second electrode having a branch point with the capacitor connected in parallel with the direct voltage output of the mains voltage rectifier, with the resonance capacitor, with the at least one Capacitor of the harmonic filter and is connected to the at least one diode of the harmonic filter.

Landscapes

  • Circuit Arrangements For Discharge Lamps (AREA)
  • Inverter Devices (AREA)
EP00100767A 1999-02-11 2000-01-15 Circuit pour alimenter au moins une lampe à décharge à basse pression Expired - Lifetime EP1028606B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19905487 1999-02-11
DE19905487A DE19905487A1 (de) 1999-02-11 1999-02-11 Schaltungsanordnung zum Betrieb mindestens einer Niederdruckentladungslampe

Publications (3)

Publication Number Publication Date
EP1028606A2 true EP1028606A2 (fr) 2000-08-16
EP1028606A3 EP1028606A3 (fr) 2003-03-19
EP1028606B1 EP1028606B1 (fr) 2005-03-23

Family

ID=7897030

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00100767A Expired - Lifetime EP1028606B1 (fr) 1999-02-11 2000-01-15 Circuit pour alimenter au moins une lampe à décharge à basse pression

Country Status (9)

Country Link
US (1) US6259213B1 (fr)
EP (1) EP1028606B1 (fr)
JP (1) JP4514269B2 (fr)
KR (1) KR100632531B1 (fr)
CN (1) CN1166257C (fr)
AT (1) ATE291827T1 (fr)
CA (1) CA2297419C (fr)
DE (2) DE19905487A1 (fr)
TW (1) TW587407B (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005505228A (ja) * 2001-10-01 2005-02-17 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ 始動回路を有する自動発振ブリッジ回路
DE10235217A1 (de) * 2002-08-01 2004-02-19 Patent-Treuhand-Gesellschaft für elektrische Glühlampen mbH Schaltungsvorrichtung und Verfahren zum Betreiben einer Lampe
JP2004079331A (ja) * 2002-08-19 2004-03-11 Matsushita Electric Works Ltd 放電灯点灯装置
DE10343275A1 (de) 2003-09-18 2005-05-12 Patent Treuhand Ges Fuer Elektrische Gluehlampen Mbh Schaltungsanordnung zum Erzeugen von Wechselspannung aus einer Gleichspannung
DE102004033377A1 (de) * 2004-07-09 2006-02-16 Patent-Treuhand-Gesellschaft für elektrische Glühlampen mbH Schaltungsanordnung mit einer schalterentlasteten Vollbrücke zum Betrieb von Lampen
DE102005058484A1 (de) * 2005-12-07 2007-06-14 Patent-Treuhand-Gesellschaft für elektrische Glühlampen mbH Schaltungsanordnung und Verfahren zum Betreiben mindestens einer LED
US8076864B2 (en) * 2007-04-23 2011-12-13 Osram Ag Circuit configuration for starting and operating at least one discharge lamp

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0244644A1 (fr) * 1986-04-07 1987-11-11 Patent-Treuhand-Gesellschaft für elektrische Glühlampen mbH Disposition de circuit pour lampes à décharge basse pression travaillant en haute fréquence
EP0253224A2 (fr) * 1986-07-14 1988-01-20 Patent-Treuhand-Gesellschaft für elektrische Glühlampen mbH Disposition de circuit pour la mise en oeuvre de lampes à décharge basse-pression

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3829388A1 (de) * 1988-08-30 1990-03-01 Patent Treuhand Ges Fuer Elektrische Gluehlampen Mbh Schaltungsanordnung zum betrieb einer last
DE4140557A1 (de) * 1991-12-09 1993-06-17 Patent Treuhand Ges Fuer Elektrische Gluehlampen Mbh Schaltungsanordnung zum betrieb einer oder mehrerer niederdruckentladungslampen
DE4410492A1 (de) * 1994-03-25 1995-09-28 Patent Treuhand Ges Fuer Elektrische Gluehlampen Mbh Schaltungsanordnung zum Betrieb von Niederdruckentladungslampen

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0244644A1 (fr) * 1986-04-07 1987-11-11 Patent-Treuhand-Gesellschaft für elektrische Glühlampen mbH Disposition de circuit pour lampes à décharge basse pression travaillant en haute fréquence
EP0253224A2 (fr) * 1986-07-14 1988-01-20 Patent-Treuhand-Gesellschaft für elektrische Glühlampen mbH Disposition de circuit pour la mise en oeuvre de lampes à décharge basse-pression

Also Published As

Publication number Publication date
DE19905487A1 (de) 2000-08-31
CN1166257C (zh) 2004-09-08
EP1028606A3 (fr) 2003-03-19
EP1028606B1 (fr) 2005-03-23
TW587407B (en) 2004-05-11
US6259213B1 (en) 2001-07-10
ATE291827T1 (de) 2005-04-15
DE50009827D1 (de) 2005-04-28
JP2000235897A (ja) 2000-08-29
CA2297419C (fr) 2009-01-27
KR100632531B1 (ko) 2006-10-09
KR20010006628A (ko) 2001-01-26
JP4514269B2 (ja) 2010-07-28
CA2297419A1 (fr) 2000-08-11
CN1263430A (zh) 2000-08-16

Similar Documents

Publication Publication Date Title
EP0679046B1 (fr) Circuit pour alimenter des lampes à décharge basse-pression
DE69626603T2 (de) Vorschaltgerät
DE69224433T2 (de) Steuerungsschaltung für eine entladungslampe
DE3587792T2 (de) Elektronisches Vorschaltgerät für Leuchtstofflampen.
EP0239793B1 (fr) Disposition de circuit pour la mise en oeuvre de lampes à décharge basse pression
DE69319095T2 (de) Schaltung zum steuern von entladungslampen mit schutz gegen gleichrichterverhalten der lampen
DE69719076T2 (de) Elektronisches vorschaltgerät mit "valley-fill" leistungsfaktorkorrektur
EP0356818B1 (fr) Circuit alimentant une charge
EP0372303B1 (fr) Circuit pour le fonctionnement d'une lampe de décharge à basse pression
DE60205830T2 (de) Vorschaltgerät mit effizienter Elektroden-Vorheizung und Lampenfehlerschutz
EP0253224A2 (fr) Disposition de circuit pour la mise en oeuvre de lampes à décharge basse-pression
DE3805510A1 (de) Schaltungsanordnung zum betrieb einer niederdruckentladungslampe
CH668879A5 (de) Vorschaltgeraet fuer hochdruck-entladungslampen, insbesondere fuer natriumdampflampen.
DE69016815T2 (de) Vorschaltgeräte für Gasentladungslampen.
EP0062276A1 (fr) Ballast pour le fonctionnement de lampes à décharge à basse pression
DE69029301T2 (de) Anzündanordnung für eine entladungslampe
DE3711814C2 (de) Elektronisches Vorschaltgerät zum Betrieb von Leuchtstofflampen
EP0699016A2 (fr) Circuit pour alimenter des lampes à décharge basse pression
DE3445817A1 (de) Schaltungsanordnung zum betrieb einer hochdruck-entladungslampe an niedervolt-gleichspannung
DE69709652T2 (de) Universeller elektronischer starter für starkstromentladungslampen
EP0541909B1 (fr) Circuit pour alimenter des lampes à décharge
EP1028606B1 (fr) Circuit pour alimenter au moins une lampe à décharge à basse pression
EP0389847B1 (fr) Circuit
EP0691800A2 (fr) Circuit pour alimenter des lampes à décharge basse-pression
CH660826A5 (de) Leuchtvorrichtung mit einer gasentladungslampe und ein verfahren zu deren betrieb.

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

17P Request for examination filed

Effective date: 20030407

17Q First examination report despatched

Effective date: 20030526

AKX Designation fees paid

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20050323

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: GERMAN

REF Corresponds to:

Ref document number: 50009827

Country of ref document: DE

Date of ref document: 20050428

Kind code of ref document: P

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 20050518

REG Reference to a national code

Ref country code: SE

Ref legal event code: TRGR

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20050623

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20050623

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20050704

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20050907

REG Reference to a national code

Ref country code: IE

Ref legal event code: FD4D

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20060104

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 20060105

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: BE

Payment date: 20060112

Year of fee payment: 7

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060131

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060131

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060131

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060131

26N No opposition filed

Effective date: 20051227

ET Fr: translation filed
REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070116

EUG Se: european patent has lapsed
NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20070801

BERE Be: lapsed

Owner name: *PATENT-TREUHAND-G.- FUR ELEKTRISCHE GLUHLAMPENM.B

Effective date: 20070131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20050323

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20101209

Year of fee payment: 12

Ref country code: IT

Payment date: 20110126

Year of fee payment: 12

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 50009827

Country of ref document: DE

Owner name: OSRAM GMBH, DE

Free format text: FORMER OWNER: OSRAM GESELLSCHAFT MIT BESCHRAENKTER HAFTUNG, 81543 MUENCHEN, DE

Effective date: 20111128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120115

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 291827

Country of ref document: AT

Kind code of ref document: T

Effective date: 20120115

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120115

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 50009827

Country of ref document: DE

Owner name: OSRAM GMBH, DE

Free format text: FORMER OWNER: OSRAM AG, 81543 MUENCHEN, DE

Effective date: 20130205

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 50009827

Country of ref document: DE

Owner name: OSRAM GMBH, DE

Free format text: FORMER OWNER: OSRAM GMBH, 81543 MUENCHEN, DE

Effective date: 20130822

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FI

Payment date: 20140113

Year of fee payment: 15

Ref country code: DE

Payment date: 20140122

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20140123

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20140121

Year of fee payment: 15

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 50009827

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20150115

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150115

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150801

Ref country code: FI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150115

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20150930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150202