EP0971386B1 - Flache Feldemissionskathode anwendende flache Anzeigevorrichtung mit Triodenstruktur - Google Patents

Flache Feldemissionskathode anwendende flache Anzeigevorrichtung mit Triodenstruktur Download PDF

Info

Publication number
EP0971386B1
EP0971386B1 EP99202988A EP99202988A EP0971386B1 EP 0971386 B1 EP0971386 B1 EP 0971386B1 EP 99202988 A EP99202988 A EP 99202988A EP 99202988 A EP99202988 A EP 99202988A EP 0971386 B1 EP0971386 B1 EP 0971386B1
Authority
EP
European Patent Office
Prior art keywords
cathodes
grid
cathode
layer
emission
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP99202988A
Other languages
English (en)
French (fr)
Other versions
EP0971386A3 (de
EP0971386A2 (de
Inventor
Nalin Kumar
Chenggang Xie
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Nanotech Holdings Inc
Original Assignee
Applied Nanotech Holdings Inc
Nano Propietary Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Nanotech Holdings Inc, Nano Propietary Inc filed Critical Applied Nanotech Holdings Inc
Publication of EP0971386A2 publication Critical patent/EP0971386A2/de
Publication of EP0971386A3 publication Critical patent/EP0971386A3/de
Application granted granted Critical
Publication of EP0971386B1 publication Critical patent/EP0971386B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J63/00—Cathode-ray or electron-stream lamps
    • H01J63/06—Lamps with luminescent screen excited by the ray or stream
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J19/00—Details of vacuum tubes of the types covered by group H01J21/00
    • H01J19/02—Electron-emitting electrodes; Cathodes
    • H01J19/24—Cold cathodes, e.g. field-emissive cathode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J1/00—Details of electrodes, of magnetic control means, of screens, or of the mounting or spacing thereof, common to two or more basic types of discharge tubes or lamps
    • H01J1/02—Main electrodes
    • H01J1/30—Cold cathodes, e.g. field-emissive cathode
    • H01J1/304—Field-emissive cathodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J1/00—Details of electrodes, of magnetic control means, of screens, or of the mounting or spacing thereof, common to two or more basic types of discharge tubes or lamps
    • H01J1/02—Main electrodes
    • H01J1/30—Cold cathodes, e.g. field-emissive cathode
    • H01J1/304—Field-emissive cathodes
    • H01J1/3042—Field-emissive cathodes microengineered, e.g. Spindt-type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J31/00—Cathode ray tubes; Electron beam tubes
    • H01J31/08—Cathode ray tubes; Electron beam tubes having a screen on or from which an image or pattern is formed, picked up, converted, or stored
    • H01J31/10—Image or pattern display tubes, i.e. having electrical input and optical output; Flying-spot tubes for scanning purposes
    • H01J31/12—Image or pattern display tubes, i.e. having electrical input and optical output; Flying-spot tubes for scanning purposes with luminescent screen
    • H01J31/123—Flat display tubes
    • H01J31/125—Flat display tubes provided with control means permitting the electron beam to reach selected parts of the screen, e.g. digital selection
    • H01J31/127—Flat display tubes provided with control means permitting the electron beam to reach selected parts of the screen, e.g. digital selection using large area or array sources, i.e. essentially a source for each pixel group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J9/00—Apparatus or processes specially adapted for the manufacture, installation, removal, maintenance of electric discharge tubes, discharge lamps, or parts thereof; Recovery of material from discharge tubes or lamps
    • H01J9/02—Manufacture of electrodes or electrode systems
    • H01J9/022—Manufacture of electrodes or electrode systems of cold cathodes
    • H01J9/027—Manufacture of electrodes or electrode systems of cold cathodes of thin film cathodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2201/00—Electrodes common to discharge tubes
    • H01J2201/30—Cold cathodes
    • H01J2201/304—Field emission cathodes
    • H01J2201/30446—Field emission cathodes characterised by the emitter material
    • H01J2201/30453—Carbon types
    • H01J2201/30457—Diamond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2201/00—Electrodes common to discharge tubes
    • H01J2201/30—Cold cathodes
    • H01J2201/319—Circuit elements associated with the emitters by direct integration
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2329/00—Electron emission display panels, e.g. field emission display panels
    • H01J2329/86—Vessels
    • H01J2329/8625—Spacing members

Definitions

  • This invention relates, in general, to flat panel displays for computers and the like, and, more specifically, to flat panel displays that are of a field emission type using a triode (three terminal) pixel structure with flat cathode emitters in which the pixels are individually addressable.
  • Field emission computer displays in the general sense, are not new. For years there have been displays which comprise a plurality of field emission cathodes and corresponding anodes, the anodes emitting light in response to electron bombardment from corresponding the cathodes. Before entering a discussion on such displays, however, it is helpful to gain an understanding of the nature of field emission.
  • Field emission is a phenomenon which occurs when an electric field proximate the surface of an emission material narrows the width of a potential barrier existing at the surface of the emission material. This allows a quantum tunnelling effect to occur, whereby electrons cross through the potential barrier and are emitted from the material.
  • the field strength required to initiate emission of electrons from the surface of a particular material depends upon that material's "work function.” Many materials have a positive work function and thus require a relatively intense electric field to bring about field emission. Some materials do, in fact, have a low, or even negative, work function and thus do not require intense fields for emission to occur. Such materials may be deposited as a thin film onto a conductor, resulting in a cathode with a relatively low threshold voltage required to produce electron emissions.
  • micro-tip cathode In prior art devices, it was desirable to enhance field emission of electrons by providing for a cathode geometry which focussed electron emission at a single, relatively sharp point at a tip of a conical cathode (called a micro-tip cathode). These micro-tip cathodes, in conjunction with extraction grids proximate the cathodes, have been in use for years in triode field emission displays.
  • U.S. Patent No. 4,857,799 which issued on August 15, 1989, to Spindt et al., is directed to a matrix-addressed flat panel display using field emission cathodes.
  • the cathodes are incorporated into the display backing structure, and energize corresponding cathodoluminescent areas on a face plate.
  • the face plate is spaced 40 microns from the cathode arrangement in the preferred embodiment, and a vacuum is provided in the space between the plate and cathodes. Spacers in the form of legs interspersed among the pixels maintain the spacing, and electrical connections for the bases of the cathodes are diffused sections through the backing structure.
  • the display described in Spindt et al. is a triode display.
  • micro-tips employ a structure which is difficult to manufacture, since the micro-tips have fine geometries. Unless the micro-tips have a consistent geometry throughout the display, variations in emission from tip to tip will occur, resulting in unevenness in illumination of the display. Furthermore, since manufacturing tolerances are relatively tight, such micro-tip displays are expensive to make.
  • micro-tip cathodes are found in U.S. Patent No. 5,038,070, which issued on August 6, 1991 to Bardai et al., directed to a triode display and discloses a plurality of field emitters in the form of hollow, upstanding pointed cones or pyramids formed by a molding process.
  • the plurality of field emitters extend from a surface of an electrically conductive layer.
  • An electrically conductive mesh is adhered to an opposite surface of the conductive layer by a high temperature brazing process in electrical connection with the conductive layer.
  • the mesh provides a strong metal base with good thermal conductivity for mounting. Additional elements such as a gate and anode structure may be formed on the conductive layer in alignment with the field emitters to form a field emitting triode array or the like.
  • a disadvantage of the field emitter structure taught in Bardai et al. is that emitter cones must be photolithographically grown, which is a very complex and expensive procedure.
  • An attribute of the invention disclosed in Spindt et al. is that it provides its matrix-addressing scheme entirely within the cathode assembly.
  • Each cathode includes a multitude of spaced-apart electron emitting tips which project upwardly therefrom toward a face structure.
  • An electrically conductive gate or extraction electrode arrangement is positioned adjacent the tips to generate and control electron emission from the latter. Such arrangement is perpendicular to the base stripes and includes apertures through which electrons emitted by the tips may pass.
  • the extraction electrode is addressed in conjunction with selected individual cathodes to produce emission from the selected individual cathodes.
  • the grid-cathode arrangement is necessary in micro-tip cathodes constructed of tungsten, molybdenum or silicon, because the extraction field necessary to cause emission of electrons exceeds 50 MV/m.
  • the grid must be placed close (within approximately 1 micrometer) to the micro-tip cathodes.
  • These tight tolerances require that the gate electrodes be produced by optical lithographic techniques on an electrical insulating layer which electrically separates the gates of each pixel from the common base. Such photolithography is expensive and difficult to accomplish with the accuracy required to produce such a display, thereby raising rejection rates for completed displays.
  • the extraction grid taught in Spindt et al. was specifically designed to operate in conjunction with micro-tip cathodes, and not with other geometries.
  • the two major problems with the device disclosed in Spindt et al. are 1) formation of the micro-tip cathodes and 2) formation and alignment of the extraction electrodes with respect to the cathodes.
  • the structure disclosed in Spindt et al. is extremely intricate and difficult to fabricate in the case of large area displays.
  • the grid In a triode (three terminal) pixel structure, an electron extraction grid structure is interspersed between corresponding cathode and anode pairs.
  • the grid gives an extra control parameter which produces several advantages.
  • the grid can be controlled independent of the cathodes and anodes to thereby produce independently controllable cathode-anode and cathode-grid electric fields. This allows use of a very low control voltage to be applied to the cathode-grid field to effect electron emission, while the grid-anode voltage can be very high (several hundred to several thousand volts) to thereby result in higher power efficiency of the display.
  • anode phosphor material can be excited by electrons falling through a greater potential and, hence, be struck by electrons having a greater kinetic energy.
  • voltages selectively applied to address and excite individual grid-anode pairs can be lower (on the order of 40 volts), thereby allowing use of more conventional electronics in drive circuitry.
  • the lower electric field between the grid and the anode (on the order of 1-5 volts per micrometer) reduces dielectric requirements for spacer material used to separate cathode and anode assemblies.
  • Prior art extraction grid structures were designed to cooperate with micro-tip cathodes to enhance control of electron extraction and emission.
  • US Patent No 5,543,684 published after the priority date of the present application discloses a cathode having a relatively flat emission surface.
  • the cathode in its preferred embodiment, employs an emission material having a relatively low effective work function.
  • the material is deposited over a conductive layer and forms a plurality of emission sites, each of which can field-emit electrons in the presence of a relatively low intensity electric field.
  • amorphic diamond comprises a plurality of micro-crystallites, each of which has a particular structure dependent upon the method of preparation of the film. The manner in which these micro-crystallites are formed and their particular properties are not entirely understood.
  • Diamond has a negative electron affinity in the (lll) direction.
  • n-type diamond has a negative work function. That is, only a relatively low electric field is required to distort the potential barrier present at the surface of diamond.
  • diamond is a very desirable material for use in conjunction with field emission cathodes.
  • the prior art has employed diamond films to advantage as an emission surface on micro-tip cathodes.
  • amorphic diamond which has physical qualities which differ substantially from other forms of diamond, makes a particularly good emission material.
  • US Patent No 5,543,684 discloses use of amorphic diamond film as an emission material.
  • amorphic diamond film was used in conjunction with a flat cathode structure to result in a radically different field emission cathode design.
  • the micro-crystallites present in the amorphic diamond film are more or less disposed to function as electron emission sites, depending upon their individual structure. Therefore, over the surface of a relatively flat cathode emission surface, amorphic diamond micro-crystallites will be distributed about the surface, a percentage of which will act as localized electron emission sites.
  • triode flat panel displays based on micro-tip cathodes constructed of molybdenum, tungsten, silicon or similar materials.
  • the prior art has failed to provide a matrix-addressable flat panel display that is 1) relatively simple in design, 2) relatively inexpensive to manufacture and 3) uses a triode (three terminal) pixel structure employing a cathode which has a relatively flat emission surface comprising a plurality of distributed localized electron emission sites.
  • the purpose of the present invention is to build on the idea of depositing amorphic diamond film on the surface of relatively flat field emission cathodes, by providing a triode display structure employing a novel extraction grid proximate the flat cathodes to cause emission therefrom.
  • a flat panel display having the features of the preamble of claim 1 is disclosed in International patent specification number WO 91/05361.
  • the emitter objects may either be conductors or may be insulators coated with a thin layer of conductive material. In either case, the emitting "objects" are analogous to the micro-tips described above.
  • a flat panel display comprising:
  • the present invention relates to a flat panel display arrangement which employs the advantages of a luminescent phosphor of the type used in CRTs, while maintaining a physically thin profile.
  • the present invention provides for a flat panel display comprising (1) a plurality of corresponding light-emitting anodes and field-emission cathodes, each of the anodes emitting light in response to emission from each of the corresponding cathodes, each of the cathodes including a layer of low work function material having a relatively flat emission surface comprising a plurality of distributed localized electron emission sites and (2) a grid assembly interspersed between the corresponding anodes and cathodes to thereby control emission levels to the anodes from the corresponding cathodes, the grid assembly having apertures therein, the apertures having diameters equal to that of corresponding cathodes, such that the cathodes do not lie under the grid assembly.
  • the flat panel display is of a field emission type using a triode (three terminal) pixel structure.
  • the display is matrix-addressable by using grid and cathode assemblies arranged in strips in a perpendicular relationship whereby each grid strip and each cathode strip are individually addressable by grid and cathode voltage drivers, respectively. Effectively, a "pixel" is formed at each intersection of a grid strip and a cathode strip. The result is that each pixel within the display may be individually illuminated.
  • the grid strips themselves have a novel construction which allows them to operate with flat cathodes. More specifically, the grid strips comprise a substrate, preferably of SiO 2 , upon which is deposited a conductive layer, preferably of a metal. The conductive layer is etched to produce apertures therein, the apertures corresponding to particular cathode-anode pairs, edges of the apertures being located substantially above edges of corresponding cathodes.
  • the cathode assembly comprises a plurality of flat cathodes are, in the preferred embodiment of the present invention, photolithographically patterned either (1) through the apertures in the grid or (2) in alignment with the apertures in the grid.
  • Each cathode comprises a conductive material deposited over a substrate and a resistive material deposited over the conductive material. A thin film of low effective work function is then deposited over the resistive layer. The resistive layer provides a degree of electrical isolation between various subdivisions of the cathode strips.
  • the anode assembly consists of a conductive material (such as indium-tin oxide in the preferred embodiment) deposited over a substrate with a low energy phosphor (such as zinc oxide in the preferred embodiment), deposited over the conductive layer.
  • a conductive material such as indium-tin oxide in the preferred embodiment
  • a low energy phosphor such as zinc oxide in the preferred embodiment
  • a plurality of red, green and blue phosphors can be deposited over the conductive layer to provide a color display.
  • the resulting anode assembly and cathode assemblies are joined together with a peripheral glass frit seal onto a printed circuit board. Proper spacing between the assemblies is maintained by spacers consisting of either glass fibers or glass balls or a fixed spacer produced by typical deposition technology.
  • the assemblies are hermetically sealed and a vacuum drawn within the space between the anode and cathode assemblies via an exhaust tube. Systems for maintaining vacuums within such structures are well known in the art. Residual gases within the vacuum are collected together by a device called a getter.
  • the individual rows and columns of grid strips and cathode strips are externally accessible by flexible connectors provided by typical semiconductor mounting technology. These connectors are attached to grid and cathode drivers so as to provide the addressability of each pixel within the display.
  • An individual pixel is illuminated when the electrical potential difference between portions of a cathode and grid strip corresponding to that pixel is sufficient to extract electrons from the emission material coating the cathode, thereby causing emission of electrons from the cathode, through the control grid and toward the anode. As the electrons travel to the anode, they strike the low energy phosphor material, thereby producing light.
  • the gap between the cathode and grid is on the order of 1 micrometer. Because the spacing is so close, only 40 volts or so is required to cause emission. Commercially available devices are available in the prior art to switch 40 volts. These voltage drivers are also referred to as grid drivers and cathode drivers. A pixel is addressed and illuminated when the required driver voltage is applied to a corresponding grid strip and cathode strip resulting in emission of electrons from that portion of the cathode strip adjacent to the grid strip. Electrons are not emitted in a particular pixel area if only the corresponding cathode strip or corresponding grid strip is driven by the required driver voltage since the required threshold potential between the cathode and grid is not achieved.
  • the present invention has the ability to implement the display in grey scale mode by controlling the voltage supplied to the control grid which, in turn, modulates emissions of electrons from the cathode to the anode, thus varying photon emission of the phosphor material deposited on the anode.
  • the grid is supported by a layer of dielectric material.
  • the dielectric material is anisotropically etched to eliminate dielectric material between the cathode and its corresponding aperture. This results in the existence of a plurality of mushroom-shaped structures of dielectric material supporting the grid layer.
  • the dielectric layer can be isotropically etched until the mushroom-shaped structures are etched away, leaving the grid locally suspended. This results in an air-bridge structure.
  • Some of the advantages of the present invention include low power consumption, high brightness and low cost. Additionally, the cathode assembly of the present invention is less complicated and less expensive to manufacture since sophisticated photolithography is not required to produce the preferred flat cathode arrangement and grid assembly.
  • FIGURE 1 shown is a top view of joined cathode and extraction grid assemblies of the present invention. Their structure and function will be more completely described in a description pertaining to FIGURE 2.
  • the grid structure 102 is divided into electrically isolated and individually addressable strips which are arranged in a perpendicular manner with cathode strips, which, together, form a cathode structure 101.
  • the cathode strips are parallel to anode strips (not shown).
  • the strips in the structures 101, 102 provide a vertically and horizontally addressable structure which forms the basis for a flat panel display.
  • External connectors 220 provide electrical access to the cathode structure 101 and the grid structure 102.
  • the cathode strips and grid strips are separated by a dielectric layer.
  • FIGURE 2 shown is a side view of a "pixel" 100 of a triode flat panel display of the present invention.
  • Each cathode strip 103 of the cathode structure 101 of FIGURE 1 comprises a substrate 101, a conductive layer 150, a resistive layer 160 and flat cathodes 170.
  • the individual flat cathodes 170 are spaced apart from each other resulting in their isolation maintained by the resistive layer 160.
  • the anode assembly 104 consists of a substrate 120, typically glass, a conductive layer 130, typically indium-tin oxide (ITO) and a low energy phosphor 140, such as zinc oxide (ZnO).
  • ITO indium-tin oxide
  • ZnO zinc oxide
  • the anode assembly 104 is separated from a grid structure 102 by a plurality of dielectric spacers 190, which maintain a desired distance of separation between the anode assembly 104 and the grid structure 102.
  • the grid structure 102 Interspersed between the cathode strips 103 and anode assembly 104 is the grid structure 102. Electrons passing through openings in the grid structure 102 are accelerated toward the conductive layer 130, striking the low energy phosphor 140 and causing the low energy phosphor to emit light in response thereto.
  • the grid structure 102 is separated from a substrate under the cathode strips 103 by a spacer 180 which, in the preferred embodiment of the present invention, is a layer of dielectric material, preferably silicon dioxide (SiO 2 ).
  • SiO 2 silicon dioxide
  • apertures will be etched through the grid structure and the SiO 2 to form a channel from the cathodes, through corresponding apertures in the grid structure and to the corresponding anodes.
  • the pixel 100 is illuminated when a sufficient driver voltage is applied between the conductive layer 150 associated with the pixel 100 and the grid structure 102 corresponding to that particular pixel 100.
  • the two driver voltages combine with the constant DC supply voltage to provide a sufficient threshold potential between the sections of the grid and cathode structures 102, 101 (both of FIGURE 1) associated with the pixel 100.
  • the threshold potential results in electron emission from the flat cathodes 170.
  • FIGURE 3 shown is a partial side view of the joined cathode and extraction grid assemblies of FIGURE 2, taken along Section 3-3 of FIGURE 2.
  • spacers 180 are provided to maintain the proper distance between the grid structure 102 and the substrate under the cathode strips 103.
  • the spacers 300 are preferably a layer of dielectric material.
  • the grid structure 102 is provided with a plurality of apertures 310 therein, the apertures aligned or to be aligned with corresponding cathodes (not shown).
  • FIGURE 4 shown is a partial side view of an emitter array without supporting pillars before cathode deposition.
  • the emitter array comprises the substrate, cathode conductive layer and resistive layer, all illustrated and described in detail with respect to FIGURE 1.
  • An SiO 2 dielectric layer 400 is deposited over the substrate and provides a base for an extraction gate conductive layer 102.
  • layer 102 has already been deposited on layer 400 and apertures photolithographically etched therein. Since FIGURE 4 is a cross-section, the apertures are shown as spaces in the layer 102. Once the apertures have been etched, the SiO 2 layer is isotropically etched until it is removed from under that part of the layer 102 which is between the dielectric layer 400.
  • isotropic etching of the SiO 2 layer results in an air-bridge structure wherein the layer 102 is locally suspended over the pixel, without support from pillars therein. Even though a particular pixel comprises a plurality of cathodes and gate apertures in the preferred embodiment of the present invention, the layer 102 is still supported on all sides around the pixel by the layer 400, as shown in FIGURE 4. Note in particular, however, that the isotropic etch of the SiO 2 results in the layer 102 being etched back somewhat from the edges of the various apertures. This is an important feature of the present invention and will be explained in detail with respect to FIGURE 5.
  • FIGURE 5 shown is a partial side view of an emitter array without supporting pillars after cathode deposition.
  • Cathodes 500 are shown as having been deposited through the apertures and on the resistive layer. It is important to note that the cathodes are as wide as the apertures in the grid structure. It is a key feature of the present invention that the cathodes lie entirely under the apertures. This is so that the electric field existing about a cathode by virtue of the grid is relatively uniform over the surface of the cathode. This results in even electron emission over the surface. Furthermore, since no part of the cathodes lie directly under the grid, electrons, once emitted, do not have a tendency to strike the grid instead of the anode. This results in greater display efficiency, because power is not wasted on electrons which will fail to strike the anode.
  • FIGURE 6 shown is a partial side view of an emitter array with supporting pillars before cathode deposition.
  • FIGURE 7 shown is a partial side view of an emitter array with supporting pillars before cathode deposition. It is important to note that the cathodes are as wide as the apertures in the grid layer. It is also important to note that the pillars 600 are etched somewhat back from the edges of the apertures in the grid layer. Recall, as in the case of FIGURE 5, that the cathodes to be deposited are of the same diameter as the apertures.
  • the method of depositing the cathodes through the apertures in the grid conductive layer, using the grid conductive layer as a mask, is the preferred manner of producing the present invention.
  • the cathodes can be formed over the cathode conductive layer prior to deposition of the dielectric layer and the grid conductive layer, instead of depositing the cathodes through apertures in the grid conductive layer.
  • One disadvantage of this alternative method is that careful attention must be paid to alignment of the cathodes with respect to the apertures in the grid conductive layer. Should misalignment occur, display inefficiency or inoperability might result.
  • the structure generally designated 801, comprises a cathode substrate 802, upon which is deposited a cathode conductive layer 803 and strips of a cathode emission material layer 804.
  • a dielectric layer 805 is deposited on the material layer 804 to form strips which are oriented so as to be perpendicular to the strips of cathode emission material and etched to form apertures which define individual cathode-anode pairs.
  • a grid layer 806 of conductive material is next deposited on the dielectric layer 805, the grid layer 806 formed in strips corresponding to those of the dielectric layer 805 and having corresponding apertures therein.
  • An anode assembly 807 comprising a phosphor layer is placed above the grid layer 806 and held a controlled distance from the grid layer by a plurality of fibrous dielectric spacers 808.
  • the structure 801 is compatible with flat cathodes, it has several disadvantages.
  • the electric field under the grid layer 806 is much higher than the field existing between the grid layer 806 strips. As previously mentioned, this results in many of the emitter electrons being directed, not to the anode 807, but to the grid layer 806. Since these electrons never strike a phosphor, the energy in them is wasted.
  • the ratio of the electric field at and in the apertures in the grid layer 806 strips depends upon the diameter of the grid layer 806 apertures and the thickness of the dielectric layer 805.
  • the diameter of the apertures and the thickness of the dielectric layer 805 should have, at most, a one-to-one correspondence.
  • the size of the apertures is approximately 1 to 20 micrometers in diameter.
  • the fact that the emission layer 804 extends fully across the aperture gives rise to excess emission from the parts of the emission layer proximate the dielectric material (at the "triple junction").
  • emission from the emission layer 804 is not uniform from one side to another. It is much stronger on the edges of the cathode. This gives rise to leakage currents along the surface of the dielectric layer 805, causing the emission layer 804 and the grid layer 806 to short across the dielectric layer 805, thereby hampering or totally disabling operation of the pixel.
  • the structure 801 is deficient.
  • FIGURE 8 The key difference between the structure of FIGURE 8 and those preferred structures shown in FIGURES 5 and 7 is that the emission layer 804 is a uniform layer having triple junctions, whereas individual cathodes are shown in FIGURES 5 and 7, the cathodes having been deposited through the gate apertures or previously deposited in alignment with the apertures. In either case, the cathodes reside directly underneath the apertures and do not extend to under the gate conductors, which has been previously described as disadvantageous and is evident in FIGURE 8.
  • the dielectric supports are separated from the cathodes so as to eliminate triple junctions and thereby reduce the occurrence of surface current leakage.
  • These emitters do not extend from one side to another of the aperture formed into the grid layer and thus do not come into contact with the dielectric layer, thereby minimizing the occurrence of leakage currents.
  • the cathodes are discrete units, deposited separately upon the conductive layer.
  • FIGURE 9 shown is a perspective view of the joined cathode and extraction grid assemblies with an intervening dielectric layer. Shown is a substrate 901 upon which is deposited a conductive layer 902, as described before. The conductive layer 902 is deposited in strips, as shown. A dielectric layer 903 is deposited in a blanket layer over the conductive layer 902 and portions of the substrate 901. Next, a control grid layer 904 is deposited on the dielectric layer 903 in the form of strips oriented perpendicularly with respect to the conductive layer 902 strips and provided with a plurality of apertures corresponding to those in the dielectric layer 903.
  • a plurality of apertures 906 are formed in the dielectric layer 903 which correspond to cathodes created or to be created in the conductive layer 902.
  • the grid layer 904 terminates in a plurality of end conductors 905 which can be coupled to drive circuitry allowing the grid layer 904 to be selectively potentially separated from the conductive layer 902.
  • the anode layer and fibrous spacing material have not been shown although, if shown, would reside over the grid layer 904.
  • the present invention is the first to provide a flat panel display comprising (1) a plurality of corresponding light-emitting anodes and field-emission cathodes, each of the anodes emitting light in response to emission from each of the corresponding cathodes, each of the cathodes including a layer of low work function material having a relatively flat emission surface comprising a plurality of distributed localized electron emission sites and (2) a grid assembly interspersed between the corresponding anodes and cathodes to thereby control emission levels to the anodes from the corresponding cathodes.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Cathode-Ray Tubes And Fluorescent Screens For Display (AREA)
  • Electrodes For Cathode-Ray Tubes (AREA)

Claims (7)

  1. Flachbildschirm-Anzeige, umfassend:
    eine Vielzahl von diskreten Feldemissions-Kathoden (170);
    eine leitende Schicht (102), die über der Vielzahl von diskreten Kathoden (170) aufgebracht ist, wobei die leitende Schicht Öffnungen (310) darin aufweist, wobei jede der Öffnungen (310) jeder der diskreten Kathoden (170) entspricht, wobei Kanten der Öffnungen (310) im wesentlichen über Kanten der diskreten Kathoden (170) angeordnet sind; und
       dadurch gekennzeichnet, dass jede der diskreten Kathoden (170) eine Schicht aus einem amorphen Diamantfilm einschließt, der aufgebracht ist, um eine relativ flache Emissionsoberfläche zu bilden.
  2. Anzeige nach Anspruch 1, wobei die diskreten Kathoden (170) untereinander verbunden in eine Kathoden-Baugruppe (101) sind.
  3. Anzeige nach Anspruch 2, wobei die Kathoden-Baugruppe (101) eine Vielzahl von Kathodenstreifen (103) umfasst.
  4. Anzeige nach Anspruch 3, wobei die leitende Schicht (102) als eine Gitter-Baugruppe strukturiert ist, die eine Vielzahl von Gitterstreifen umfasst.
  5. Anzeige nach Anspruch 4, wobei die Gitterstreifen (102) in einer senkrechten Beziehung zu den Kathodenstreifen (103) angeordnet sind.
  6. Anzeige nach Anspruch 4 oder Anspruch 5, wobei eine dielektrische Schicht (180) zwischen der Gitter-Baugruppe (102) und der Kathoden-Baugruppe (101) vorgesehen ist, um einen gewünschten Abstand zwischen der Gitter-Baugruppe (102) und der Kathoden-Baugruppe (101) aufrecht zu erhalten.
  7. Anzeige nach irgendeinem vorangehenden Anspruch, wobei jede der diskreten Kathoden (170) umfasst:
    ein Substrat (101);
    eine elektronisch widerstandsbehaftete Schicht (160), die über dem Substrat (101) aufgebracht ist; und
       wobei die Schicht die Emissionsoberfläche bereitstellt, die über der widerstandsbehafteten Schicht (160) aufgebracht ist.
EP99202988A 1992-12-23 1993-12-06 Flache Feldemissionskathode anwendende flache Anzeigevorrichtung mit Triodenstruktur Expired - Lifetime EP0971386B1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US99386392A 1992-12-23 1992-12-23
US993863 1992-12-23
EP94905334A EP0676084B1 (de) 1992-12-23 1993-12-06 Flache feldemissionskathode anwendende flache anzeigevorrichtung mit triodenstruktur

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
EP94905334A Division EP0676084B1 (de) 1992-12-23 1993-12-06 Flache feldemissionskathode anwendende flache anzeigevorrichtung mit triodenstruktur

Publications (3)

Publication Number Publication Date
EP0971386A2 EP0971386A2 (de) 2000-01-12
EP0971386A3 EP0971386A3 (de) 2000-05-17
EP0971386B1 true EP0971386B1 (de) 2004-06-16

Family

ID=25540013

Family Applications (2)

Application Number Title Priority Date Filing Date
EP94905334A Expired - Lifetime EP0676084B1 (de) 1992-12-23 1993-12-06 Flache feldemissionskathode anwendende flache anzeigevorrichtung mit triodenstruktur
EP99202988A Expired - Lifetime EP0971386B1 (de) 1992-12-23 1993-12-06 Flache Feldemissionskathode anwendende flache Anzeigevorrichtung mit Triodenstruktur

Family Applications Before (1)

Application Number Title Priority Date Filing Date
EP94905334A Expired - Lifetime EP0676084B1 (de) 1992-12-23 1993-12-06 Flache feldemissionskathode anwendende flache anzeigevorrichtung mit triodenstruktur

Country Status (7)

Country Link
EP (2) EP0676084B1 (de)
JP (1) JPH08505259A (de)
KR (1) KR100284830B1 (de)
AU (1) AU5897494A (de)
CA (1) CA2152472A1 (de)
DE (2) DE69328977T2 (de)
WO (1) WO1994015352A1 (de)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1995012835A1 (en) * 1993-11-04 1995-05-11 Microelectronics And Computer Technology Corporation Methods for fabricating flat panel display systems and components
US5786659A (en) * 1993-11-29 1998-07-28 Futaba Denshi Kogyo K.K. Field emission type electron source
US5578901A (en) * 1994-02-14 1996-11-26 E. I. Du Pont De Nemours And Company Diamond fiber field emitters
EP0675519A1 (de) * 1994-03-30 1995-10-04 AT&T Corp. Vorrichtung mit Feldeffekt-Emittern
EP0716438A1 (de) * 1994-12-06 1996-06-12 International Business Machines Corporation Feldemmisionsvorrichtung und Verfahren zu deren Herstellung
CA2227510A1 (en) * 1995-08-14 1997-02-27 Dennis John Bechis Display panels using fibrous field emitters
CA2234934A1 (en) * 1995-11-15 1997-05-22 Shekhar Subramoney Process for making a field emitter cathode using a particulate field emitter material
EP0861498B1 (de) 1995-11-15 1999-10-27 E.I. Du Pont De Nemours And Company Feldmitters aus geglühtem kohlenstoffruss und daraus hergestellte feldemissionskathoden
JP3186578B2 (ja) * 1996-04-09 2001-07-11 双葉電子工業株式会社 電界放出素子及びその製造方法
GB2312322B (en) * 1996-04-20 2000-06-14 Eev Ltd Electron guns
CN1234134A (zh) * 1996-10-17 1999-11-03 纳幕尔杜邦公司 纤维场致发射体的连接方法和用该方法制造的场致发射体阴极
JPH10125215A (ja) * 1996-10-18 1998-05-15 Nec Corp 電界放射薄膜冷陰極及びこれを用いた表示装置
US6020677A (en) * 1996-11-13 2000-02-01 E. I. Du Pont De Nemours And Company Carbon cone and carbon whisker field emitters
KR100609365B1 (ko) 1997-03-25 2006-08-09 이 아이 듀폰 디 네모아 앤드 캄파니 디스플레이 패널용 필드 이미터 캐소드 배면판 구조물
KR100520337B1 (ko) 1997-04-02 2005-10-11 이 아이 듀폰 디 네모아 앤드 캄파니 금속-산소-탄소 전계 방출 전자 이미터 조성물, 이를 포함하는 전계 방출 음극 및 전계 방출 음극의 제조 방법
EP1040502B1 (de) 1997-12-15 2005-03-23 The Regents of the University of California Ionenbeschussteter graphit-beschichteter draht-elektronenemitter
JP2002509340A (ja) 1997-12-15 2002-03-26 イー・アイ・デュポン・ドウ・ヌムール・アンド・カンパニー イオン衝撃された黒鉛電子エミッタ
US6409567B1 (en) 1997-12-15 2002-06-25 E.I. Du Pont De Nemours And Company Past-deposited carbon electron emitters
US6255772B1 (en) * 1998-02-27 2001-07-03 Micron Technology, Inc. Large-area FED apparatus and method for making same
JP3494583B2 (ja) 1999-01-13 2004-02-09 松下電器産業株式会社 電子放出素子の製造方法
JP2000268706A (ja) 1999-03-18 2000-09-29 Matsushita Electric Ind Co Ltd 電子放出素子及びそれを用いた画像描画装置
US7449081B2 (en) 2000-06-21 2008-11-11 E. I. Du Pont De Nemours And Company Process for improving the emission of electron field emitters
US7276844B2 (en) 2001-06-15 2007-10-02 E. I. Du Pont De Nemours And Company Process for improving the emission of electron field emitters
FR2836279B1 (fr) * 2002-02-19 2004-09-24 Commissariat Energie Atomique Structure de cathode pour ecran emissif
US7317277B2 (en) 2002-04-24 2008-01-08 E.I. Du Pont De Nemours And Company Electron field emitter and compositions related thereto
FR2873852B1 (fr) 2004-07-28 2011-06-24 Commissariat Energie Atomique Structure de cathode a haute resolution
JP2006286567A (ja) * 2005-04-05 2006-10-19 Fuji Heavy Ind Ltd 発光装置
CN101939811A (zh) 2007-12-21 2011-01-05 E.I.内穆尔杜邦公司 具有增强性能的含树脂酸盐的含水可显影感光碳纳米管浆料
US8252165B2 (en) 2008-08-22 2012-08-28 E I Du Pont De Nemours And Company Method for the electrochemical deposition of carbon nanotubes
US8414757B2 (en) 2009-02-27 2013-04-09 E I Du Pont De Nemours And Company Process for improving the oxidation resistance of carbon nanotubes
US10424455B2 (en) 2017-07-22 2019-09-24 Modern Electron, LLC Suspended grid structures for electrodes in vacuum electronics
US10811212B2 (en) 2017-07-22 2020-10-20 Modern Electron, LLC Suspended grid structures for electrodes in vacuum electronics
US10658144B2 (en) 2017-07-22 2020-05-19 Modern Electron, LLC Shadowed grid structures for electrodes in vacuum electronics
EP3933881A1 (de) 2020-06-30 2022-01-05 VEC Imaging GmbH & Co. KG Röntgenquelle mit mehreren gittern

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4857799A (en) * 1986-07-30 1989-08-15 Sri International Matrix-addressed flat panel display
JP2622842B2 (ja) * 1987-10-12 1997-06-25 キヤノン株式会社 電子線画像表示装置および電子線画像表示装置の偏向方法
JP2981751B2 (ja) * 1989-03-23 1999-11-22 キヤノン株式会社 電子線発生装置及びこれを用いた画像形成装置、並びに電子線発生装置の製造方法
US4990766A (en) * 1989-05-22 1991-02-05 Murasa International Solid state electron amplifier
FR2650119A1 (fr) * 1989-07-21 1991-01-25 Thomson Tubes Electroniques Dispositif de regulation de courant individuel de pointe dans un reseau plan de microcathodes a effet de champ, et procede de realisation
US5019003A (en) * 1989-09-29 1991-05-28 Motorola, Inc. Field emission device having preformed emitters
US5142184B1 (en) * 1990-02-09 1995-11-21 Motorola Inc Cold cathode field emission device with integral emitter ballasting
US5216324A (en) * 1990-06-28 1993-06-01 Coloray Display Corporation Matrix-addressed flat panel display having a transparent base plate
US5138237A (en) * 1991-08-20 1992-08-11 Motorola, Inc. Field emission electron device employing a modulatable diamond semiconductor emitter
US5141460A (en) * 1991-08-20 1992-08-25 Jaskie James E Method of making a field emission electron source employing a diamond coating
US5278475A (en) * 1992-06-01 1994-01-11 Motorola, Inc. Cathodoluminescent display apparatus and method for realization using diamond crystallites

Also Published As

Publication number Publication date
KR100284830B1 (ko) 2001-04-02
DE69328977D1 (de) 2000-08-10
DE69333555T2 (de) 2005-08-18
EP0676084B1 (de) 2000-07-05
EP0971386A3 (de) 2000-05-17
KR950704802A (ko) 1995-11-20
DE69333555D1 (de) 2004-07-22
EP0676084A4 (de) 1997-02-19
AU5897494A (en) 1994-07-19
DE69328977T2 (de) 2000-12-28
EP0971386A2 (de) 2000-01-12
CA2152472A1 (en) 1994-07-07
WO1994015352A1 (en) 1994-07-07
EP0676084A1 (de) 1995-10-11
JPH08505259A (ja) 1996-06-04

Similar Documents

Publication Publication Date Title
EP0971386B1 (de) Flache Feldemissionskathode anwendende flache Anzeigevorrichtung mit Triodenstruktur
US5548185A (en) Triode structure flat panel display employing flat field emission cathode
US5449970A (en) Diode structure flat panel display
US6380671B1 (en) Fed having a carbon nanotube film as emitters
US6414444B2 (en) Field-emission display
JP3727894B2 (ja) 電界放出型電子源
US6049165A (en) Structure and fabrication of flat panel display with specially arranged spacer
US5552659A (en) Structure and fabrication of gated electron-emitting device having electron optics to reduce electron-beam divergence
US5606225A (en) Tetrode arrangement for color field emission flat panel display with barrier electrodes on the anode plate
US5889372A (en) Device cathode with extractor grid for display
GB2313703A (en) Current sensing in vacuum electron devices
US7327080B2 (en) Hybrid active matrix thin-film transistor display
US6958499B2 (en) Triode field emission device having mesh gate and field emission display using the same
WO2004068455A2 (en) Line patterned gate structure for a field emission display
KR100506078B1 (ko) 탄소나노튜브와 절연물을 이용한 ｍｉｃ형 전계 방출 소자
Suzuki et al. Field-emission display based on nonformed MIM-cathode array
JPH09306396A (ja) 電界放出型表示装置
US20050140268A1 (en) Electron emission device
JP4132502B2 (ja) 平面ディスプレイ及びその製造方法
KR101017037B1 (ko) 전자 방출 표시장치
Xie Simulation study of a field emission triode structure using carbon-nanotube emitters
KR100592600B1 (ko) 메쉬 게이트를 구비한 삼극형 전계 방출 소자
JP3647053B2 (ja) 画像形成装置
JP2003016917A (ja) 電子放出素子、電子源及び画像形成装置
US20060113888A1 (en) Field emission display device with protection structure

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AC Divisional application: reference to earlier application

Ref document number: 676084

Country of ref document: EP

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB NL

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: SI DIAMOND TECHNOLOGY, INC.

RIN1 Information on inventor provided before grant (corrected)

Inventor name: XIE, CHENGGANG

Inventor name: KUMAR, NALIN

RIN1 Information on inventor provided before grant (corrected)

Inventor name: XIE, CHENGGANG

Inventor name: KUMAR, NALIN

17P Request for examination filed

Effective date: 20001115

AKX Designation fees paid

Free format text: DE FR GB NL

17Q First examination report despatched

Effective date: 20020606

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NANO-PROPRIETARY, INC.

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AC Divisional application: reference to earlier application

Ref document number: 0676084

Country of ref document: EP

Kind code of ref document: P

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB NL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20040616

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 69333555

Country of ref document: DE

Date of ref document: 20040722

Kind code of ref document: P

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20050317

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20110107

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20101229

Year of fee payment: 18

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20111206

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20120831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20111206

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 69333555

Country of ref document: DE

Representative=s name: KUHNEN & WACKER PATENT- UND RECHTSANWALTSBUERO, DE

Effective date: 20121018

Ref country code: DE

Ref legal event code: R081

Ref document number: 69333555

Country of ref document: DE

Owner name: SAMSUNG ELECTRONICS CO., LTD., KR

Free format text: FORMER OWNER: APPLIED NANOTECH HOLDINGS,INC., AUSTIN, US

Effective date: 20121018

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20121122

Year of fee payment: 20

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120102

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 69333555

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20131207