EP0958710A1 - Audiosystem mit tonsignalverarbeitungsschaltung - Google Patents

Audiosystem mit tonsignalverarbeitungsschaltung

Info

Publication number
EP0958710A1
EP0958710A1 EP98946659A EP98946659A EP0958710A1 EP 0958710 A1 EP0958710 A1 EP 0958710A1 EP 98946659 A EP98946659 A EP 98946659A EP 98946659 A EP98946659 A EP 98946659A EP 0958710 A1 EP0958710 A1 EP 0958710A1
Authority
EP
European Patent Office
Prior art keywords
integrator
audio signal
harmonics
signal
audio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP98946659A
Other languages
English (en)
French (fr)
Other versions
EP0958710B1 (de
Inventor
Ronaldus Maria Aarts
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to EP98946659A priority Critical patent/EP0958710B1/de
Publication of EP0958710A1 publication Critical patent/EP0958710A1/de
Application granted granted Critical
Publication of EP0958710B1 publication Critical patent/EP0958710B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04RLOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R3/00Circuits for transducers, loudspeakers or microphones
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04SSTEREOPHONIC SYSTEMS 
    • H04S1/00Two-channel systems

Definitions

  • Figures 6 and 7 show second and third embodiments, respectively, of an integrator for use in the present invention
  • Figures 8 and 9 show first and second embodiments, respectively, of a limiter which can be used in the present invention in combination with an integrator as shown, for example, in Figures 4 and 5,
  • FIG. 1 shows a block diagram of an audio system according to the invention.
  • the audio system comprises a signal source 10, which is coupled via a circuit 12 and an amplifier 14, respectively, to a loudspeaker 16.
  • the signal source 10 may derive its signal from a CD, a cassette or a received signal or any other audio source.
  • the circuit 12 processes the audio signal supplied by the signal source 10 in such a way that low-frequency tones, which are present in the audio signal but cannot be reproduced by the loudspeaker 16 because of its limited size, are replaced by harmonics of these tones. These harmonics, which can be reproduced by the loudspeaker 16, evoke the illusion of a higher bass response. This psychoacoustical phenomenon is often referred to as virtual pitch or missing fundamental.
  • the audio signal, which is processed by the circuit 12 is thereafter amplified by the amplifier 14. This amplified signal is then reproduced by the loudspeaker 16.
  • FIG. 2 shows a block diagram of a circuit 12 for processing an audio signal according to the invention.
  • the circuit 12 comprises an input 20 for receiving an audio signal and an output 26 for supplying an output signal.
  • the circuit 12 further comprises a harmonics generator 22 coupled to the input 20 and adding means 24, coupled to the input 20 and the harmonics generator 22, for supplying the sum of the audio signal and the output signal of the harmonics generator 22 to the output 26.
  • a first filter may be inserted between the input 20 and the harmonics generator 22.
  • this first filter is embodied so as to pass those low-frequency components in the audio signal which cannot be reproduced by the loudspeaker 16, while at the same time spurious dc components in the audio signal are blocked.
  • a second filter in the circuit 12 between the harmonics generator 22 and the adding means 24. By means of this second filter the number of harmonics which are reproduced by the loudspeaker 16 can be controlled.
  • a third filter can be inserted in the circuit 12 between the input 20 and the adding means 24. Preferably, this third filter is used to block those low-frequency components in the audio signal which cannot be reproduced by the 5 loudspeaker, thus preventing an overload of the loudspeaker 16.
  • FIG. 3 shows a block diagram of a harmonics generator 22 according to the invention.
  • the harmonics generator 22 comprises an input 30 for receiving an audio signal and an output 38 for supplying an output signal.
  • the harmonics generator 22 further comprises an integrator 34 and. coupled thereto, a resetting means 36.
  • the integrator 34 integrates the 0 audio signal received by the input 30 and supplies the integrated signal to the output 38.
  • the resetting means 36 are embodied so as to reset the integrator 34 at resetting times.
  • the output signal comprises both odd and even harmonics, whereby the amplitudes of these harmonics are substantially equal to each other.
  • the amplitude of the generated harmonics is proportional to the amplitude of the audio signal, no annoying distortions 5 are introduced by the harmonics generator 22.
  • the resetting times can be determined by the resetting means 36 in a number of different ways.
  • the resetting means 36 can determine the resetting times in dependence on some properties of the audio signal, for instance the period, the amplitude or the zero crossings. It is also possible that the resetting means 36 determine the resetting times in dependence on 0 similar properties of the output signal. Furthermore, the resetting means 36 may determine the resetting times in dependence on both the audio signal and the output signal. It may be clear that in a specific embodiment of the harmonics generator 22 according to the invention, only one or both of the connections 35 and 37 are present.
  • the harmonics generator 22 may further comprise a rectifier 32, which 5 rectifies the audio signal received by the input 30.
  • FIG. 4 shows a first embodiment of an integrator 34 which can be used in the present invention.
  • the integrator 34 comprises an input 40 for receiving an input signal and an output 52 for supplying an output signal.
  • the integrator 34 further comprises an operational amplifier 50, the positive input of which is grounded.
  • the switch 44 is controlled by the reset signal RST, which is generated by the resetting means 36 in such a way that the switch 44 is closed at resetting times.
  • the input signal received at the input 40 is integrated by this embodiment of the integrator 34, whereby the integrated signal is supplied to the output 52.
  • the integrator is reset, i.e. the capacitor 46 is discharged and the output signal is reset to zero, when the switch 44 is closed.
  • Figure 5 shows a circuit for use in the present invention, in which an integrator 34 and a resetting means 36 are combined.
  • This circuit comprises an input 64 for receiving an input signal and an output 66 for supplying an output signal.
  • the circuit further comprises the elements of Figure 4 which are needed for the integration of the input signal, i.e. the resistors 42 and 48, the operational amplifier 50 and the capacitor 46.
  • the switch 44 is implemented by means of the transistor 62. Because the base of this transistor 62 is coupled via an inverter 60 to the input 64, the transistor 62 conducts (i.e. the switch 44 is closed and the integrator is reset) when the input signal is negative. On the other hand, when the input signal is positive, the transistor 62 does not conduct, i.e. the switch 44 is open.
  • Some low-frequency tones, which are reproduced by the audio system according to the invention, are perceived by human beings as having a higher loudness than the loudness of the corresponding low-frequency tones which are present in the audio signal.
  • the integrator 34 can be embodied so as to limit the amplitude of the integrated signal. In this way, the perceived loudness of low- frequency tones can be controlled, preferably in such a manner that the perceived loudness is substantially equal to the original loudness.
  • Figures 8 and 9 show first and second embodiments, respectively, of a limiter which can be used to limit the range of the output signal of an integrator 34 as shown, for example, in Figures 4 and 5.
  • the limiter comprises an inverting amplifier, which is comprised of an input 90, an output 102, an operational amplifier 100 and two resistors 92 and 98.
  • the absolute value of the voltage gain of this inverting amplifier is equal to the resistance of the resistor 98 divided by the resistance of the resistor 92.
  • two diodes 94 and 96 which are placed in parallel with the resistor 98, prevent an output signal of the inverting amplifier from exceeding certain voltage limits.
  • the amplitude of the integrated signal can be limited gradually, thus enabling a smooth control of the perceived loudness of low- frequency tones.
  • This adaptation of the integration time-constant can be achieved by altering the resistance of the resistor 42 and/or the capacitance of the capacitor 46.
  • the effective resistance of the resistor 42 can, be changed, for instance by switching one or more resistors in series or parallel with the resistor 42.
  • the effective capacitance of the capacitor 46 can be changed, for instance, by switching one or more capacitors in series or in parallel with the capacitor 46.
  • the wave forms b and c can be generated by the harmonics generator 22 in a similar fashion, whereby, for wave form b, the integrator 34 is reset at the end of each second period of the input signal, and for wave form c, the integrator 34 is reset at each zero crossing of the input signal.
  • the wave form d can be generated by the harmonics generator 22, whereby the harmonics generator 22 comprises the combination of the integrator 34 and the resetting means 36 as depicted in Figure 5. In this case, the harmonics generator 22 does not comprise the rectifier 22.
  • Wave forms e, f, and g in Figure 10 can be generated by the harmonics generator 22 according to the invention in a similar fashion as described above for wave form a.
  • Wave form e is generated by the harmonics generator 22, which is embodied so as to stop the integration in dependence on the amplitude of the integrated signal.
  • the harmonics generator 22 may comprise an integrator 34 as shown in Figures 6 and 7, or an integrator 34 as depicted in Figure 4 in combination with a limiter circuit as shown, for example, in Figures 8 and 9.
  • the wave forms f and g illustrate the adaptation of an integration time- constant by the integrator 34.
  • the integration time-constant of the integrator 34 is adapted once during each period of the input signal, whereby this adaptation depends on, for example, the amplitude or the frequency of the integrated signal.
  • Waveform g may be generated in a similar fashion, whereby the integrator 34 is adapted twice during each period of the input signal.
  • the integrator 34 it is also possible to arrange the integrator 34 in such a way that more than two adaptations of the integration time-constant are supported.
  • the signal processing performed in the entities according to the invention may also be performed by a dedicated integrated circuit or in software running on a programmable processor.
  • the resistor 48 may be omitted.
  • a desired limitation of the amplitude of the output signal of the harmonics generator 22 can also be achieved by means of a multiplication of the input or output signal with a certain multiplication factor.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Acoustics & Sound (AREA)
  • Signal Processing (AREA)
  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
  • Circuit For Audible Band Transducer (AREA)
  • Amplifiers (AREA)
  • Noise Elimination (AREA)
EP98946659A 1997-11-07 1998-10-19 Audiosystem mit tonsignalverarbeitungsschaltung Expired - Lifetime EP0958710B1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP98946659A EP0958710B1 (de) 1997-11-07 1998-10-19 Audiosystem mit tonsignalverarbeitungsschaltung

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
EP97203440 1997-11-07
EP97203440 1997-11-07
EP98946659A EP0958710B1 (de) 1997-11-07 1998-10-19 Audiosystem mit tonsignalverarbeitungsschaltung
PCT/IB1998/001648 WO1999025151A1 (en) 1997-11-07 1998-10-19 Audio system comprising audio signal processing circuit

Publications (2)

Publication Number Publication Date
EP0958710A1 true EP0958710A1 (de) 1999-11-24
EP0958710B1 EP0958710B1 (de) 2004-08-04

Family

ID=8228905

Family Applications (1)

Application Number Title Priority Date Filing Date
EP98946659A Expired - Lifetime EP0958710B1 (de) 1997-11-07 1998-10-19 Audiosystem mit tonsignalverarbeitungsschaltung

Country Status (8)

Country Link
EP (1) EP0958710B1 (de)
JP (1) JP2001507912A (de)
KR (1) KR100560319B1 (de)
CN (1) CN1153504C (de)
DE (1) DE69825422T2 (de)
MY (1) MY122113A (de)
TW (1) TW393872B (de)
WO (1) WO1999025151A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4286510B2 (ja) 2002-09-09 2009-07-01 パナソニック株式会社 音響信号処理装置及びその方法
NZ532572A (en) * 2004-04-26 2006-10-27 Phitek Systems Ltd Audio signal processing for generating apparent bass through harmonics
TWI462602B (zh) * 2008-10-03 2014-11-21 Realtek Semiconductor Corp 諧波產生裝置及其產生方法
CN102035550B (zh) * 2010-11-23 2014-03-12 钜泉光电科技(上海)股份有限公司 解决sigma-delta模数转换电路上电过程不稳定的电路及方法
US9515305B2 (en) * 2011-10-11 2016-12-06 Samsung Sdi Co., Ltd. Connector and battery pack including the same
CN108989950B (zh) * 2012-05-29 2023-07-25 创新科技有限公司 自适应低音处理系统
JP6669176B2 (ja) * 2015-12-02 2020-03-18 株式会社ソシオネクスト 信号処理装置および信号処理方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0546619B1 (de) * 1991-12-09 1998-09-23 Koninklijke Philips Electronics N.V. Schaltung zur Mischung und Verdoppelung von niedrigen Tonfrequenzen
BE1007574A6 (nl) * 1993-10-04 1995-08-08 Feremans Eric Edmond Werkwijze en inrichting voor het verwerken van signalen.

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO9925151A1 *

Also Published As

Publication number Publication date
MY122113A (en) 2006-03-31
CN1153504C (zh) 2004-06-09
WO1999025151A1 (en) 1999-05-20
JP2001507912A (ja) 2001-06-12
EP0958710B1 (de) 2004-08-04
DE69825422T2 (de) 2005-07-21
TW393872B (en) 2000-06-11
KR20000069917A (ko) 2000-11-25
CN1249891A (zh) 2000-04-05
KR100560319B1 (ko) 2006-03-14
DE69825422D1 (de) 2004-09-09

Similar Documents

Publication Publication Date Title
US7054455B2 (en) Audio system
EP0843951B1 (de) Schaltung, audiosystem und verfahren zur signalverarbeitung
US7203320B2 (en) Sub-harmonic generator and stereo expansion processor
GB2415116A (en) Delivering more apparent bass through the psychoacoustic perception of bass frequencies
EP0546619A2 (de) Schaltung zur Mischung und Verdoppelung von niedrigen Tonfrequenzen
US6678380B2 (en) Audio system
EP0095902A1 (de) Pegelschutzschaltung für Kopfhörer
US20100086147A1 (en) Harmonics generation apparatus and method thereof
EP0958710B1 (de) Audiosystem mit tonsignalverarbeitungsschaltung
US6456718B1 (en) Audio system
JP4360747B2 (ja) オーディオ信号内の調波発生装置
JP2006187003A (ja) 3チャンネルの状態可変圧縮回路
JP2005210509A (ja) 低音補正回路
JPH07140979A (ja) 過渡識別高調波発生器
JP3811030B2 (ja) デジタルアンプ
US5848167A (en) Distributed pre-emphasis equalizer
KR200230396Y1 (ko) 마이크하우링제거장치
JPS58123592A (ja) 残響付加装置
KR20010043780A (ko) 오디오 시스템 및 대역 저지 필터
JPS6110304A (ja) 歪防止回路
KR19990069839A (ko) 에이/브이 시스템의 에코(echo) 및 음색제어방법
JPS625710A (ja) 自動利得制御装置
JPH067313U (ja) バスコントロール回路
JPS5850354B2 (ja) タツチエンベロ−プ回路

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19991122

17Q First examination report despatched

Effective date: 20021212

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: GB

Ref legal event code: 746

Effective date: 20040811

REF Corresponds to:

Ref document number: 69825422

Country of ref document: DE

Date of ref document: 20040909

Kind code of ref document: P

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

ET Fr: translation filed
26N No opposition filed

Effective date: 20050506

REG Reference to a national code

Ref country code: FR

Ref legal event code: D6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20061025

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20061030

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20061227

Year of fee payment: 9

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20071019

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080501

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20080630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20071019

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20071031