EP0799528B1 - Gegenkoppelung zur reduzierung von spannungsschwingungen in cmos ausgangspuffern - Google Patents

Gegenkoppelung zur reduzierung von spannungsschwingungen in cmos ausgangspuffern Download PDF

Info

Publication number
EP0799528B1
EP0799528B1 EP95939905A EP95939905A EP0799528B1 EP 0799528 B1 EP0799528 B1 EP 0799528B1 EP 95939905 A EP95939905 A EP 95939905A EP 95939905 A EP95939905 A EP 95939905A EP 0799528 B1 EP0799528 B1 EP 0799528B1
Authority
EP
European Patent Office
Prior art keywords
transistor
circuit
pull
voltage
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP95939905A
Other languages
English (en)
French (fr)
Other versions
EP0799528A1 (de
Inventor
Qazi Mahmood
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of EP0799528A1 publication Critical patent/EP0799528A1/de
Application granted granted Critical
Publication of EP0799528B1 publication Critical patent/EP0799528B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits

Definitions

  • This invention relates generally to high-speed, high-drive output buffer circuits and more particularly, it relates to CMOS output buffer circuits which includes negative feedback means for significantly reducing voltage oscillation.
  • digital logic circuits are widely used in the areas of electronics and computer-type equipment. Specifically, one such use of digital logic circuits is to provide an interface function between one logic type of a first integrated circuit device and another logic type of a second integrated circuit device.
  • An output buffer circuit is an important component for this interface function. The output buffer circuit provides, when enabled, an output signal which is a function of a data input signal received from other logic circuitry of the integrated circuit.
  • FIG. 1 there is shown a simplified schematic circuit diagram of a portion of a typical output buffer 10 which is formed as a part of a semiconductor integrated circuit chip 12 .
  • the output buffer circuit 10 includes a pull-up transistor device 14 and a pull-down transistor device 16 connected in series between respective first and second power supply pads 18, 20 .
  • the first power supply pad 18 may be supplied with a positive potential or voltage VCC (typically at +5.0 volts) which is connected to an internal power supply potential node VL2 via a lead line having parasitic inductance L2 .
  • VCC positive potential or voltage
  • the source of the P-channel field-effect transistor 14 is also connected to the node VL2 .
  • the parasitic inductance L2 represents a package inductance associated with the pad 18 itself and the bond wire used to connect the source of the transistor 14 to the pad 18 .
  • the second power supply pad 20 may be supplied with a ground potential VSS (typically at 0 volts) which is connected to an internal ground potential node VL1 via lead line having parasitic inductance L1 .
  • a source of the N-channel field-effect transistor 16 is also connected to the node VL1 .
  • the parasitic inductance L1 represents a package inductance associated with the pad 20 itself and the bond wire used to connect the source of the transistor 16 to the pad 20 .
  • the drains of the transistors 14 and 16 are connected together and are further joined to an internal node 22 .
  • the internal node 22 is also connected to an output pad 24 via a lead connection having parasitic inductance L3 .
  • the parasitic inductance L3 represents a package inductance associated with the output pad 24 itself and the bond wire used to connect the drains of the transistors 14, 16 to the pad 24 .
  • the output of the pad 24 of the buffer circuit 10 is used to drive a capacitive load represented by capacitor CAP and connected between the pad 24 and the ground potential VSS .
  • the capacitor CAP defines the load that the output pad sees and is the sum of the individual capacitances of all the devices being driven as well as the board capacitance.
  • the control circuitry 26 has a first input on line 28 for receiving a data input signal DATAIN and a second input on line 30 for receiving an enable signal ENABLE .
  • the control circuitry 26 has a first control signal ENUP on line 32 connected to the gate of the P-channel pull-up transistor 14 and a second control signal ENDN on line 34 connected to the gate of the N-channel pull-down transistor 16.
  • either the pull-up transistor 14 or the pull-down transistor 16 is quickly turned off and the other one of them is turned on.
  • Such rapid switching off and on of the pull-up and pull-down transistor devices causes sudden surges of current creating what is commonly known as current spikes.
  • oscillation or inductive ringing appears at the output pad 24 referred to as "ground bounce.”
  • This "ground bounce” is defined to be undershooting of the ground potential followed by a dampening oscillation around it. This is a major problem in high-speed output buffer circuits. The higher the value of the inductance and the lower the value of the capacitance, the more severe will be the "ground bounce.”
  • the drive circuit includes a P-channel MOS transistor and an N-channel MOS transistor which are connected so that the digital drive signal is simultaneously applied to the source of the P-channel transistor and to the drain of the N-channel transistor.
  • the gate of the bus driver transistor is connected to the drain of the P-channel transistor and to the source of the N-channel transistor.
  • a bias voltage is applied to one of the gates of the P-channel and N-channel transistors so that application of the digital drive signal to the drive circuit will cause the N-channel transistor to rapidly apply a limited drive signal to the gate of the driver transistor and will cause the P-channel transistor to apply a gradually increasing drive signal to the gate of the driver transistor, thereby preventing objectionable ringing on the bus.
  • US-A-4 782 252 discloses a prior art output current control circuit for use with CMOS output buffers including a variable resistance device for limiting the maximum short circuit current in a pull-down transistor so as to reduce ground bounce noise.
  • a feedback resistor is used to sense a reference voltage developed at a system ground reference line for controlling the resistance of the variable resistance device.
  • the present invention represents a significant improvement over these aforementioned patents so as to further minimize the voltage oscillation on the bus. This is achieved by the provision of negative feedback means coupled between the internal power supply potential/ground potential node and the gate of the pull-up/pull-down drive transistor.
  • CMOS output buffer circuit with significantly reduced voltage oscillation which is relatively simple and economical to manufacture and assemble, but yet overcomes the disadvantages of the prior art output buffer circuits.
  • the present invention is concerned with the provision of a CMOS output buffer circuit for providing an output signal at an output node which has significantly reduced voltage oscillation.
  • the output buffer circuit includes a pull-up transistor, a pull-down transistor, a first reference voltage generator circuit, a second reference voltage generator circuit, a first negative feedback circuit, and a second negative feedback circuit.
  • the pull-up transistor has one of its main electrodes connected to a power supply potential node and its other one of its main electrodes connected to the output node.
  • the gate electrode of the pull-up transistor is connected to receive a first control signal for generating a transition from a low logic level to a high logic level at the output node.
  • the pull-down transistor has one of its main electrodes connected to the output node and its other one of its main electrodes connected to a ground potential node.
  • the gate electrode of the pull-down transistor is connected to receive a second control signal for generating a transition from the high logic level to the low logic level at the output node.
  • the first reference voltage generator circuit includes a first load transistor for generating a first clamp voltage to the gate of the pull-up transistor.
  • the second reference voltage circuit includes a second load transistor for generating a second clamp voltage to the gate of the pull-down transistor.
  • the first negative feedback circuit is responsive to voltage oscillation generated at the power supply potential node for generating a first negative feedback signal to the gate of the first load transistor to slow down the slew rate of the voltage at the gate of the pull-up transistor during the low-to-high transition thereby significantly reducing the voltage oscillation at the power supply potential node.
  • the second negative feedback circuit is responsive to voltage oscillation generated at the ground potential node for generating a second feedback signal to the gate of the second load transistor to slow down the slew rate of the voltage at the gate of the pull-down transistor during the high-to-low transition thereby significantly reducing the voltage oscillation at the ground potential node.
  • CMOS output buffer circuit 110 which is constructed in accordance with the principles of the present invention.
  • the CMOS output buffer circuit 110 is formed of a large bus driving, P-channel MOS pull-up transistor P1 and a large bus driving, N-channel MOS pull-down transistor N1 .
  • the buffer circuit 110 provides the capability of driving quickly output capacitive loads but yet minimizes the voltage oscillation on the bus due to the pull-up and pull-down transistors P1 and N1 switching states.
  • the output buffer circuit 110 is comprised of a pull-up circuit 112 , a pull-down circuit 114 , and control circuitry 116 .
  • the source of the pull-up transistor P1 is connected to an internal power supply potential node C which is coupled to a first power supply node 118 via a lead line having package inductance L2 .
  • the first power supply node 118 may be supplied with a positive potential or voltage VCC which is typically at +5.0 volts.
  • the source of the pull-down transistor N1 is connected to an internal ground potential node D which is coupled to a second power supply node 120 via a lead line having a package inductance L1 .
  • the second power supply node 120 may be supplied with a ground potential VSS which is typically at 0 volts.
  • the drains of the transistors P1 and N1 are connected together and to an internal output node E which is coupled to an output node A via a lead line having package inductance L3 . Further, a capacitive load represented by a capacitor CAP is connected between the output node A and the ground potential VSS .
  • the control circuitry 116 has a first input on line 36 for receiving a data input signal DATAIN and a second input on line 38 for receiving an enable signal ENABLE .
  • the control circuitry 116 generates a first control signal ENUP on line 40 which is used to control the pull-up circuit 112 and a second control signal ENDN on line 42 which is used to control the pull-down circuit 114 .
  • the output buffer circuit 110 provides an output signal at the output node A in response to a data input signal received on the line 36 .
  • the pull-up circuit 112 also includes a P-channel source following transistor P2 whose source is connected to the gate of the pull-up transistor P1 and whose drain is connected to receive the first control signal ENUP .
  • the gate of the transistor P2 is connected to a first voltage reference generator circuit 44 .
  • the voltage generator circuit 44 is formed of an N-channel transistor N2 serving as a load and a voltage divider circuit 46 .
  • One end of the voltage divider circuit 46 is connected to the supply potential VCC and the other end thereof is connected to the drain of the load transistor N2 and to the gate of the source following transistor P2 .
  • FIG. 5 A schematic diagram of a first embodiment of the voltage reference generator circuit 44a is shown in Figure 5 (a).
  • the reference voltage generator circuit 44a includes the load transistor N2 and a series of saturated P-channel transistors MP3...MP6 .
  • FIG. 5(b) A schematic circuit diagram of a second embodiment of the voltage reference generator circuit 44b is shown in Figure 5(b).
  • the reference voltage circuit 44b is substantially the same as shown in Figure 5(a), except that a current mirror transistor MP4 has been added so as to convert it into a current mirror configuration. It will be noted that the voltage reference generator circuits 44a and 44b are quite similar to those shown in Figure 3B and Figure 4B of the above-referenced '319 patent.
  • the gate of the load transistor N2 is tied to a ground potential which causes the load transistor to act like a passive load device.
  • the gate of the load transistor N2 in Figures 5(a) and 5(b) of the present invention is now tied to the output of the supply bounce sensing circuit 48 which causes the load transistor N2 to function as an active load device.
  • a supply bounce sensing circuit 48 which slows down the slew rate of the gate-to-source voltage at the gate of the pull-up transistor P1 so as to reduce the rate of change of its transient charging current, thereby reducing the voltage oscillation on the internal power supply potential node C .
  • the supply bounce sensing circuit 48 is comprised of a negative half-wave rectifier circuit 50 and a voltage amplifier circuit 52 .
  • the sensing circuit 48 defining negative feedback means provides negative feedback of the voltage at the internal power supply potential node C to the gate of the pull-up transistor P1 .
  • the input of the negative half-wave rectifier circuit 50 on line 51 is connected to the internal power supply potential node C , which is tied to the source electrode of the pull-up transistor P1 and is likely to experience the worst effect of the supply bounce.
  • the output of the half-wave rectifier circuit 50 in line 53 is connected to the input of the voltage amplifier circuit 52 .
  • the output of the voltage amplifier circuit on line 55 is connected to the gate or control electrode of the load transistor N2 .
  • the negative half-wave rectifier circuit 50 is preferably formed of a diode and operatively connected so as to clip off the positive portion of the supply oscillation voltage, which is depicted in Figure 7(a).
  • the output of the rectifier circuit 50 is shown in Figure 7(b) and is fed to the input of the voltage amplifier circuit 52 so as to amplify the oscillating signal to a desired level dependent upon the amount of negative feedback required.
  • the voltage amplifier circuit may be eliminated entirely when the desired amount of negative feedback can be achieved without any such amplification.
  • the voltage amplifier circuit can be replaced with an attenuator circuit.
  • This oscillating signal from the voltage amplifier circuit 55 is then fed directly to the gate of the load transistor N2 . Since the oscillating signal has only negative polarity, it will act to provide negative feedback to the load transistor N2 so as to decrease its gate drive. Accordingly, the amount of decrease in the gate drive will be proportional to the amount of supply bounce experienced on the internal power supply potential node C .
  • the pull-down circuit 114 also includes an N-channel source following transistor N3 whose source is connected to the gate of the pull-down transistor N1 and whose drain is connected to receive the second control signal ENDN on the line 42 .
  • the gate of the transistor N3 is connected to a second voltage reference generator circuit 54 .
  • the voltage reference generator circuit 54 is formed of a P-channel transistor P3 serving as a load and a voltage divider circuit 56 .
  • One end of the voltage divider circuit 56 is connected to a ground potential VSS , and the other end thereof is connected to the source of the load transistor P3 and to the gate of the source following transistor N3 .
  • a schematic circuit diagram of a first embodiment of the second voltage reference generator circuit 54a is shown in Figure 6(a).
  • the second voltage reference generator circuit 54a includes the load transistor P2 and a series of saturated N-channel transistors MN3...MN6 .
  • a schematic circuit diagram of a second embodiment of the second voltage reference generator circuit 54b is shown in Figure 6(b).
  • the generator circuit 54b is substantially the same as shown in Figure 6(a), except that a current mirror transistor MN4 has been added so as to convert it into a current mirror configuration. It will be noted that the voltage reference generator circuits 54a and 54b are again quite similar to those shown in Figures 3A and 4A of the above-referenced '319 patent.
  • the gate of the load transistor P3 is tied to a ground potential which causes the load transistor to act like a passive load device.
  • a gate of the load transistor P3 in Figures 6(a) and 6(b) of the present invention is now tied to the output of the ground bounce sensing circuit 58 which causes the load transistor P3 to function as an active load device.
  • a ground bounce sensing circuit 58 which slows down the slew rate of the gate-to-source voltage at the gate of the pull-down transistor N1 so as to reduce the rate of change of its transient discharging current, thereby reducing the voltage oscillation on the internal ground potential node D .
  • the ground bounce sensing circuit 58 is comprised of a positive half-wave rectifier circuit 60 and a voltage amplifier circuit 62 .
  • the ground bounce sensing circuit defining negative feedback means provides negative feedback of the voltage at the internal ground potential node D to the gate of the pull-down transistor N1 .
  • the input of the positive half-wave rectifier circuit 60 on line 61 is connected to the internal ground potential node D which is tied to the source electrode of the pull-down transistor N1 and is likely to experience the worst effect of the ground bounce.
  • the output of the rectifier circuit 60 on line 63 is connected to the input of the voltage amplifier circuit 62 .
  • the output of the voltage amplifier circuit 62 on the line 65 is connected to the gate or control electrode of the load transistor P3 .
  • the positive half-wave rectifier circuit 60 is preferably formed of a diode and operatively connected so as to clip off the negative portion of the ground oscillation voltage, which is depicted in Figure 8(a).
  • the output of the rectifier circuit 60 is shown in Figure 8(b) and is fed to the input of the voltage amplifier circuit 62 so as to amplify the oscillating signal to a desire level dependent upon the amount of negative feedback required.
  • this voltage amplifier circuit 62 may be eliminated entirely when the desired amount of negative feedback can be achieved without any amplification.
  • This oscillating signal from the voltage amplifier circuit 62 is then fed directly to the gate of the load transistor P3 via the line 65 .
  • the oscillating signal Since the oscillating signal has only positive polarity, it will act to provide negative feedback to the load transistor P3 so as to decrease its gate drive. Accordingly, the amount of decrease in the gate drive will be proportional to the amount of ground bounce experienced on the internal ground potential node D .
  • the pull-down action will now be explained. Initially, it will be assumed that the data input signal DATAIN is at a high or logic "1" level and that the enable signal ENABLE is also high and the output node A is at a high level. Further, it will be assumed that the first control signal ENUP on the line 40 is low so as to turn on the pull-up transistor P1 and that the second control signal ENDN on line 42 is low so as to turn off the pull-down transistor N1 .
  • the first control signal When the data input signal DATAIN makes a high-to-low transition, the first control signal will go high so as to quickly turn off a pull-up transistor P1 . Shortly thereafter, the second control signal will also go high so as to turn on a pull-down transistor N1 . As a result, the instantaneous pull-down current (the oscillating signal of Figure 8(a)) will be generated at the internal ground potential node D . Due to the positive rectifier circuit 60 of the ground bounce sensing circuit 58 , only the positive oscillation voltage ( Figure 8b) will be applied to the gate of the load transistor P3 in the second reference voltage generator circuit 54 .
  • the load transistor P3 will regain its larger gate drive. Further, when the oscillating signal has completely subsided, the gate-to-source voltage on the gate of the load transistor P3 will be at its maximum. As a result, the reference voltage generator circuit 54 will then be allowed to provide a clamping voltage on the gate of the pull-down transistor N1 , thereby facilitating further prevention of any additional voltage oscillation on the internal ground potential node D .
  • the pull-down transistor N1 is quickly turned off and the pull-up transistor P1 is then turned on.
  • the negative half-wave rectifier circuit 50 of the supply bounce sensing circuit 48 will sense the instantaneous pull-up current (the oscillating signal of Figure 7(a)) generated at the internal power supply potential node C and cause only the negative oscillating voltage (Figure 7b) to be applied to the gate of the load transistor N2 in the first reference voltage generator circuit 44 .
  • the gate drives of the load transistor N2 and the source following transistor P2 will be reduced so as to slow down the slew rate of the gate-to-source voltage at the gate of the large bus-driving, pull-up transistor P1 , thereby reducing the voltage oscillation on the internal power supply potential node C .
  • the present invention provides a CMOS output buffer circuit for providing an output signal at an output node which has significantly reduced voltage oscillation.
  • the output buffer circuit of the present invention includes a pull-up transistor, a pull-down transistor, a first reference voltage generator circuit, a second reference voltage generator circuit, a first negative feedback circuit, and a second negative feedback circuit.
  • the first and second negative feedback circuits are coupled between the internal power supply potential/ground potential nodes, and the gates of the pull-up/pull-down driving transistors in order to reduce the rate of change of the transient charging/discharging currents, respectively.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Amplifiers (AREA)

Claims (13)

  1. CMOS-Ausgangspufferschaltung, um an einem Ausgangs-Schaltungspunkt ein Ausgangssignal mit signifikant reduzierter Spannungsschwankung zu erzeugen, mit:
    einem Pull-up-Transistor (P1), der an einer seiner Hauptelektroden mit einem Stromversorgungspotenzial-Schaltungspunkt und an der anderen seiner Hauptelektroden mit dem Ausgangs-Schaltungspunkt verbunden ist, wobei der Pull-up-Transistor mit seiner Gate-Elektrode derart geschaltet ist, dass er ein erstes Steuersignal empfängt, das an dem Ausgangs-Schaltungspunkt einen Übergang von einem Low-Logikpegel zu einem High-Logikpegel bewirkt;
    einem Pull-down-Transistor (N1), der an einer seiner Hauptelektroden mit dem Ausgangs-Schaltungspunkt und an der anderen seiner Hauptelektroden mit einem Massepotenzial-Schaltungspunkt verbunden ist, wobei der Pull-down-Transistor mit seiner Gate-Elektrode derart geschaltet ist, dass er ein zweites Steuersignal empfängt, das an dem Ausgangs-Schaltungspunkt einen Übergang von dem High-Logikpegel zu dem Low-Logikpegel bewirkt;
    einer ersten Referenzspannungs-Erzeugungseinrichtung (54) mit einem ersten Lasttransistor (P3) zum Erzeugen einer ersten Klemmspannung an dem Gate des Pull-down-Transistors; und
    einer ersten Negativ-Rückkopplungs-Einrichtung, die auf eine an dem Massepotenzial-Schaltungspunkt erzeugte Spannungsschwankung hin ein erstes negatives Rückkopplungs-Signal erzeugt, das an das Gate des ersten Lasttransistors ausgegeben wird, um während des High-zu-Low-Übergangs die Anstiegsgeschwindigkeit der Spannung an dem Gate des Pull-down-Transistors und dadurch die Spannungsschwankung an dem Massepotenzial-Schaltungspunkt signifikant zu reduzieren;
    dadurch gekennzeichnet, dass die erste Referenzspannungs-Erzeugungseinrichtung (54) eine erste Spannungsteilerschaltung (56) enthält, deren eines Ende mit einem Massepotenzial verbunden ist und deren anderes Ende mit dem ersten Lasttransistor (P3) verbunden ist.
  2. CMOS-Ausgangspufferschaltung nach Anspruch 1, bei der der Pull-up-Transistor ein P-Kanal-MOS-Transistor ist.
  3. CMOS-Ausgangspufferschaltung nach Anspruch 1, bei der der Pull-down-Transistor ein N-Kanal-MOS-Transistor ist.
  4. CMOS-Ausgangspufferschaltung nach Anspruch 1, bei der die Referenzspannungs-Erzeugungseinrichtung (54) als Stromspiegelkonfiguration geschaltet ist.
  5. CMOS-Ausgangspufferschaltung nach Anspruch 1, bei der die erste Negativ-Rückkopplungs-Einrichtung eine Masseprellungs-Detektionsschaltung (58) aufweist, die eine Positiv-Halbwellen-Gleichrichterschaltung (60) und eine erste Spannungsverstärkerschaltung (62) enthält, wobei die Positiv-Gleichrichterschaltung (60) an ihrem Eingang mit dem Massepotenzial-Schaltungspunkt und einem Ausgang verbunden ist, und wobei die erste Spannungsverstärkerschaltung an ihrem Eingang mit dem Ausgang der Positiv-Gleichrichterschaltung verbunden ist und mit ihrem Ausgang mit dem Gate des ersten Last-Transistors (P3) verbunden ist.
  6. CMOS-Ausgangspufferschaltung nach Anspruch 1, ferner mit:
    einer zweiten Referenzspannungs-Erzeugungseinrichtung (44) mit einem zweiten Lasttransistor (N2) zum Erzeugen einer zweiten Klemmspannung an dem Gate des Pull-up-Transistors; und
    einer zweiten Negativ-Rückkopplungs-Einrichtung, die auf eine an dem Stromversorgungspotenzial-Schaltungspunkt erzeugte Spannungsschwankung hin ein zweites negatives Rückkopplungs-Signal erzeugt, das an das Gate des zweiten Lasttransistors ausgegeben wird, um während des Low-zu-High-Übergangs die Anstiegsgeschwindigkeit der Spannung an dem Gate des Pull-up-Transistors und dadurch die Spannungsschwankung an dem Stromversorgungspotenzial-Schaltungspunkt signifikant zu reduzieren;
    wobei die zweite Referenzspannungs-Erzeugungseinrichtung (44) eine zweite Spannungsteilerschaltung (46) enthält, deren eines Ende mit einem Stromversorgungspotenzial verbunden ist und deren anderes Ende mit dem zweiten Lasttransistor (N2) verbunden ist.
  7. CMOS-Ausgangspufferschaltung nach Anspruch 6, bei der der Pull-up-Transistor ein P-Kanal-MOS-Transistor ist.
  8. CMOS-Ausgangspufferschaltung nach Anspruch 6, bei der der Pull-down-Transistor ein N-Kanal-MOS-Transistor ist.
  9. CMOS-Ausgangspufferschaltung nach Anspruch 6, bei der die erste Referenzspannungs-Erzeugungseinrichtung (54) eine erste Spannungsteilerschaltung (56) enthält, deren eines Ende mit einem Massepotenzial verbunden ist und deren anderes Ende mit dem ersten Lasttransistor (P3) verbunden ist.
  10. CMOS-Ausgangspufferschaltung nach Anspruch 6, bei der die erste Referenzspannungs-Erzeugungseinrichtung (54) als Stromspiegelkonfiguration geschaltet ist.
  11. CMOS-Ausgangspufferschaltung nach Anspruch 9, bei der die zweite Referenzspannungs-Erzeugungseinrichtung (44) als Stromspiegelkonfiguration geschaltet ist.
  12. CMOS-Ausgangspufferschaltung nach Anspruch 6, bei der die zweite Negativ-Rückkopplungs-Einrichtung eine Versorgungsprellungs-Detektionsschaltung aufweist, die eine Negativ-Halbwellen-Gleichrichterschaltung (50) und eine zweite Spannungsverstärkerschaltung (52) enthält, wobei die Negativ-Gleichrichterschaltung an ihrem Eingang mit dem internen Stromversorgungs-Schaltungspunkt und einem Ausgang verbunden ist, und wobei die zweite Spannungsverstärkerschaltung an ihrem Eingang mit dem Ausgang der Negativ-Gleichrichterschaltung und an ihrem Ausgang mit dem Gate des zweiten Last-Transistors (N2) verbunden ist.
  13. CMOS-Ausgangspufferschaltung nach Anspruch 9, bei der die zweite Referenzspannungs-Erzeugungseinrichtung (44) eine zweite Spannungsteilerschaltung (46) enthält, deren eines Ende mit einem Stromversorgungspotenzial verbunden ist und deren anderes Ende mit dem zweiten Lasttransistor (N2) verbunden ist.
EP95939905A 1994-12-19 1995-11-08 Gegenkoppelung zur reduzierung von spannungsschwingungen in cmos ausgangspuffern Expired - Lifetime EP0799528B1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/359,235 US5473263A (en) 1994-12-19 1994-12-19 Negative feedback to reduce voltage oscillation in CMOS output buffers
US359235 1994-12-19
PCT/US1995/014704 WO1996019871A1 (en) 1994-12-19 1995-11-08 Negative feedback to reduce voltage oscillation in cmos output buffers

Publications (2)

Publication Number Publication Date
EP0799528A1 EP0799528A1 (de) 1997-10-08
EP0799528B1 true EP0799528B1 (de) 2001-01-17

Family

ID=23412928

Family Applications (1)

Application Number Title Priority Date Filing Date
EP95939905A Expired - Lifetime EP0799528B1 (de) 1994-12-19 1995-11-08 Gegenkoppelung zur reduzierung von spannungsschwingungen in cmos ausgangspuffern

Country Status (6)

Country Link
US (1) US5473263A (de)
EP (1) EP0799528B1 (de)
JP (1) JPH10510969A (de)
KR (1) KR987000733A (de)
DE (1) DE69519942D1 (de)
WO (1) WO1996019871A1 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5729153A (en) * 1995-11-20 1998-03-17 Motorola, Inc. Output buffer with oscillation damping
US5751178A (en) * 1996-12-05 1998-05-12 Motorola, Inc. Apparatus and method for shifting signal levels
US5959481A (en) * 1997-02-18 1999-09-28 Rambus Inc. Bus driver circuit including a slew rate indicator circuit having a one shot circuit
US5802009A (en) * 1997-04-28 1998-09-01 Micron Technology, Inc. Voltage compensating output driver circuit
DE19740697C1 (de) * 1997-09-16 1999-02-11 Siemens Ag Verfahren und Vorrichtung zum Ansteuern einer integrierten Leistungsendstufe
US6255867B1 (en) 2000-02-23 2001-07-03 Pericom Semiconductor Corp. CMOS output buffer with feedback control on sources of pre-driver stage
US6292049B1 (en) * 2000-03-24 2001-09-18 Advanced Micro Devices, Inc. Circuit and method for reducing voltage oscillations on a digital integrated circuit
JP3617433B2 (ja) * 2000-09-05 2005-02-02 株式会社デンソー 駆動回路
US6856179B2 (en) * 2001-07-27 2005-02-15 Stmicroelectronics Pvt. Ltd. CMOS buffer with reduced ground bounce
JP4652729B2 (ja) * 2004-06-28 2011-03-16 富士通セミコンダクター株式会社 半導体装置
KR101645142B1 (ko) 2007-10-26 2016-08-02 칼 짜이스 에스엠티 게엠베하 결상 광학 시스템 및 이러한 유형의 결상 광학 시스템을 구비하는 마이크로리소그래피용 투영 노광 장치
EP2533104B1 (de) 2007-10-26 2016-05-11 Carl Zeiss SMT GmbH Abbildende Optik sowie Projektionsbelichtungsanlage für die Mikrolithografie damit
DE102007051671A1 (de) 2007-10-26 2009-05-07 Carl Zeiss Smt Ag Abbildende Optik sowie Projektionsbelichtungsanlage für die Mikrolithographie mit einer derartigen abbildenden Optik
US7696808B2 (en) * 2007-12-04 2010-04-13 Panasonic Corporation Slew rate control in output driver
US20130328851A1 (en) * 2012-06-08 2013-12-12 Apple Inc. Ground noise propagation reduction for an electronic device

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4862018A (en) * 1987-11-30 1989-08-29 Texas Instruments Incorporated Noise reduction for output drivers
US4782252A (en) * 1987-12-08 1988-11-01 Advanced Micro Devices, Inc. Output current control circuit for reducing ground bounce noise
NL8800234A (nl) * 1988-02-01 1989-09-01 Philips Nv Geintegreerde schakeling met logische circuits en ten minste een push-pull-trap.
US5028817A (en) * 1990-06-14 1991-07-02 Zoran Corporation Tristable output buffer with state transition control
IL95576A0 (en) * 1990-09-04 1991-06-30 Quick Tech Ltd Controlled slew rate buffer
US5059823A (en) * 1990-10-22 1991-10-22 Advanced Micro Devices, Inc. Supply bounce controlled output buffer circuit
US5059822A (en) * 1990-11-23 1991-10-22 Ncr Corporation Method and apparatus for controlling noise on power supply buses
US5153457A (en) * 1990-12-12 1992-10-06 Texas Instruments Incorporated Output buffer with di/dt and dv/dt and tri-state control
US5248907A (en) * 1992-02-18 1993-09-28 Samsung Semiconductor, Inc. Output buffer with controlled output level
US5321319A (en) * 1992-06-08 1994-06-14 Advanced Micro Devices, Inc. High speed CMOS bus driver circuit that provides minimum output signal oscillation
US5248906A (en) * 1992-06-12 1993-09-28 Advanced Micro Devices, Inc. High speed CMOS output buffer circuit minimizes output signal oscillation and steady state current
US5315187A (en) * 1992-08-05 1994-05-24 Acer Incorporated Self-controlled output stage with low power bouncing

Also Published As

Publication number Publication date
DE69519942D1 (de) 2001-02-22
KR987000733A (ko) 1998-03-30
JPH10510969A (ja) 1998-10-20
EP0799528A1 (de) 1997-10-08
US5473263A (en) 1995-12-05
WO1996019871A1 (en) 1996-06-27

Similar Documents

Publication Publication Date Title
US5206544A (en) CMOS off-chip driver with reduced signal swing and reduced power supply disturbance
US5332932A (en) Output driver circuit having reduced VSS/VDD voltage fluctuations
EP0329285B1 (de) Ausgangspuffer
EP0493873B1 (de) CMOS-Ausgangspufferschaltung mit reduzierten Prellen auf den Masseleitungen
EP0799528B1 (de) Gegenkoppelung zur reduzierung von spannungsschwingungen in cmos ausgangspuffern
JP2922028B2 (ja) 半導体集積回路の出力回路
US5008568A (en) CMOS output driver
US6121789A (en) Output buffer with control circuitry
JP2567153B2 (ja) Ｃｍｏｓ出力バッファ回路
US5121000A (en) Edge-rate feedback CMOS output buffer circuits
US5801550A (en) Output circuit device preventing overshoot and undershoot
US5656960A (en) Controlled slope output buffer
US4782252A (en) Output current control circuit for reducing ground bounce noise
US5059823A (en) Supply bounce controlled output buffer circuit
US5889420A (en) OCD with low output capacitance
US4918332A (en) TTL output driver gate configuration
US6088206A (en) Clamp circuit to limit overdrive of off chip driver
JPH0438011A (ja) 出力回路装置
US6788586B2 (en) Output buffer for a nonvolatile memory with output signal switching noise reduction, and nonvolatile memory comprising the same
US6175598B1 (en) Output noise control scheme for multiple I/O's
US6856179B2 (en) CMOS buffer with reduced ground bounce
US4975600A (en) Bicmos TTL output driver circuit
JPH05175798A (ja) アンダーシュートを低減させる回路
JP2535081B2 (ja) 出力駆動回路
EP0835554A1 (de) Schnelle aussteuerbegrenzte hochziehschaltung

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19970417

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

17Q First examination report despatched

Effective date: 20000504

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20010117

REF Corresponds to:

Ref document number: 69519942

Country of ref document: DE

Date of ref document: 20010222

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20010418

EN Fr: translation not filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20021002

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20031108

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20031108