EP0692870B1 - Schaltungsanordnung zur Kapazitätsverstärkung - Google Patents
Schaltungsanordnung zur Kapazitätsverstärkung Download PDFInfo
- Publication number
- EP0692870B1 EP0692870B1 EP95201773A EP95201773A EP0692870B1 EP 0692870 B1 EP0692870 B1 EP 0692870B1 EP 95201773 A EP95201773 A EP 95201773A EP 95201773 A EP95201773 A EP 95201773A EP 0692870 B1 EP0692870 B1 EP 0692870B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- current
- circuit
- transistor
- current mirror
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/02—Multiple-port networks
- H03H11/40—Impedance converters
- H03H11/405—Positive impedance converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/46—One-port networks
- H03H11/48—One-port networks simulating reactances
- H03H11/483—Simulating capacitance multipliers
Definitions
- the invention relates to a circuit arrangement for amplifying the effect of a Capacity.
- EP-A-0 620 723 is a circuit arrangement for enhancing the effect an admittance known, which works by means of a current mirror circuit and at which is the measure of enhancing the effect of admittance from Area ratio of the input transistor of the current mirror circuit and Output transistor of the current mirror circuit is dependent.
- a Wilson current mirror circuit which has a first transistor, the collector forms the input of the current mirror circuit, whose emitter is at reference potential is guided and its base with the base of a second in the Current mirror circuit provided second transistor is connected, the Emitter with reference potential and its collector with its base and with the Emitter of a third transistor provided in the current mirror circuit is connected, the base of which is connected to the input of the current mirror circuit is and whose collector forms the output of the current mirror circuit that the Input of the circuit arrangement with the output of a current amplifier circuit and the capacity with the connection point between the second and the third transistor of the Wilson current mirror circuit is connected to the output the Wilson current mirror circuit with the input of the current amplifier circuit is connected and that to the input and to the output of the Wilson current mirror circuit additionally constant currents of the same size are carried are.
- a current mirror circuit here to amplify the effect of the current provided by the capacity.
- a Wilson current mirror is used the in a conventional manner with three transistors and a feedback of Amplification is connected.
- the input signal of the entire circuit arrangement reaches the one hand Capacity, the effect of which must be electronically amplified, on the connection point between the second and third transistors of the Wilson current mirror.
- the input of the entire circuit arrangement is connected to the output of the Current amplifier circuit connected whose input to the output of the Wilson current mirror is switched.
- the Wilson current mirror On the input side, the Wilson current mirror is a constant current of a certain one Size fed. The output of the Wilson current mirror also turns on constant current supplied, in relation to that carried on the input side Current is in the same ratio as the current gain of the current mirror circuit. Thus, the current mirror circuit amplifies the input side Current by a factor of 2 is the output of the Wilson current mirror supplied current also by a factor of 2 higher than the input supplied Electricity.
- the circuit arrangement with the Wilson current mirror is quite simple and has the advantage that the connection point between the second and the third transistor of the Wilson current mirror, to which the current through the Capacity is guided, is relatively low resistance to ground. This is from Significance, since the current is, if possible, a pure capacitive current should act and thus resistive components in the load are undesirable.
- a such a circuit arrangement is particularly suitable for integrated circuits, in which large capacities cannot be realized due to their space requirements are.
- Is as provided according to one embodiment, the slope of the current gain characteristic of the current amplifier adjustable, so that is the measure of the electronic Amplification of the effect of the capacity adjustable. So the result is one electronically generated capacity, the size of which is adjustable.
- a circuit can be used in a variety of ways, in particular as in a further embodiment is provided for a voltage controlled oscillator.
- the current amplifier has such current amplification that in the circuit arrangement current flowing in is greater than the current flowing through the capacitance.
- the input current forms the entire circuit arrangement the sum of the current through the capacitance and the output current of the current amplifier.
- the phase relationship of both currents corresponds to that of the current through the capacitance. So there is a real one here Gain before, in which the input current of the circuit arrangement in one selectable sizes is greater than the current through the capacity.
- the current amplifier such a current gain has, so that the current flowing into the circuit arrangement is less than the current flowing through the capacitance is the same or 180 degrees has shifted phase position.
- the characteristic of the current amplifier or the sign of the amplification so that the current through the Subtract the capacitance and the output current of the current amplifier circuit, that is have the opposite sign, and thus to the input signal of the whole Overlay circuit arrangement.
- the corresponding overlay then flows on Input of the entire circuit arrangement a current of 180 degrees Phase shift to the current through the capacitance.
- the current amplifier for the arrangement can in particular be used as a differential amplifier be constructed, the output signals advantageously by means of three Current mirror circuits can then be merged, then on the output side according to the amplification factor of the differential amplifier flowing current with the current through the capacity to the input current of the entire circuit arrangement is superimposed.
- a circuit arrangement shown in Fig. 1 for amplifying the effect of a Capacitance 1 has a current mirror circuit with an input transistor 2 and an output transistor 3.
- this current mirror circuit On the input side of this current mirror circuit, a constant current I is supplied, to which the current i c flowing through the capacitor 1 is added.
- the current I + i c thus flows at the input of the transistor 2 of the current amplifier circuit.
- this current occurs amplified by the ratio of the area of the transistor 2 to the area of the transistor 3. This area ratio is referred to below as n.
- the current in the output of the current amplifier circuit, that is to say in the collector of transistor 3, is thus n • (I + i c ) .
- the constant current I impressed on the input side of the first current mirror circuit is set via a resistor R1, which is supplied with the input of a second current mirror circuit, which has an input transistor 4 and an output transistor 5.
- This second current mirror circuit is connected to a supply voltage V CC .
- the second current mirror circuit has the same gain as the first current mirror circuit, the transistors 4 and 5 thus have the same area ratio n as that
- Transistors 2 and 3 of the first current mirror circuit So the second one creates Current mirror circuit on the output side a current n • I that is on the output of the first current mirror circuit arrives.
- the currents I and n • I generated by the second current mirror circuit can also be caused by current sources or by other circuit elements be generated.
- Fig. 2 shows a circuit arrangement for electronically amplifying the effect a capacity according to the invention.
- Wilson current mirror circuit 21 which a first transistor 22, a second transistor 23 and a third Has transistor 24.
- the collector of transistor 22 forms the input of Wilson current mirror circuit 21.
- the emitters of transistors 22 and 23 are included Reference potential connected.
- the base terminals of transistors 22 and 23 are with each other and with a connection point between the transistor 23 and connected to the transistor 24, to which the collector of the transistor 23 and the emitter of transistor 24 are connected.
- the base of transistor 24 is with connected to the entrance of the Wilson current mirror.
- the collector of transistor 24 forms the output of the Wilson current mirror circuit.
- a constant current I which can be set by means of a resistor 11, is impressed on the input of the Wilson current mirror 21.
- Resistor 11 is coupled to supply potential V CC via an input transistor 32 of a second Wilson current mirror circuit 31.
- the second Wilson current mirror circuit has a second transistor 33 and a third transistor 34, which are connected in a known manner and in accordance with the Wilson current mirror circuit 21, but have the supply potential V cc as a reference potential.
- both the Wilson current mirror 21 and the Wilson current mirror 31 have a current gain of 1, then the current I also flows at the output of the second Wilson current mirror 31, which leads to the output of the first Wilson current mirror 21 is switched.
- a current i c is also taken from this starting point. This is explained by the fact that the input signal of the entire circuit arrangement is led via a capacitance 12 to the connection point between the second transistor 23 and the third transistor 24 of the Wilson current mirror circuit 21. If a current i c flows through this capacitance 12, this current likewise occurs at the output of the first Wilson current mirror circuit 21. Since the constant current I impressed on the input of the Wilson current mirror circuit 21 also occurs at the output, this is compensated for by the current of the same size I of the second Wilson current mirror 31. The already mentioned current i c thus remains at the starting point.
- This current is fed to a differential amplifier circuit which consists of a first transistor 41, a second transistor 42, a resistor 43, a second resistor 44 and a current source 45 is constructed.
- the current i c reaches the base of the transistor 41 and the resistor 43, which is led with its other connection to a reference potential V ref .
- the resistor 44 is guided between this reference potential and the base of the transistor 42.
- the emitters of the two transistors are connected to one another and to the current source 45, which supplies a current I 0 .
- the collectors of transistors 41 and 42 represent the two outputs of the differential amplifier.
- Current i c produces a voltage drop across resistor 43 (the base input of transistor 41 is relatively high-resistance). This voltage drop is divided equally between the two emitter diodes of transistor 41 and transistor 42.
- the base of transistor 42 is AC in terms of the reference voltage V ref . Since the diode of transistor 42 is connected in the opposite direction, it causes a current with a 180 ° phase shift.
- the current i 1 is the input current of a current mirror circuit 51, which is constructed in a conventional manner with two transistors 52 and 53, which operate on the emitter side on the supply voltage V cc .
- the current i 1 which is fed to an input of a Wilson current mirror circuit 61, then also flows at the output of this current mirror circuit 51.
- the current mirror circuit 61 is constructed in accordance with the current mirror circuit 21 with a first transistor 62, a second transistor 63 and a fourth transistor 64.
- the current i 1 in turn flows at the output of this Wilson current mirror circuit 61.
- This current has the same phase position as the current i c through the capacitance 12, but has larger values.
- the factor a can be made variable by making the current I 0 of the current source 45 itself variable. If the current I 0 is changed, the factor a changes accordingly. A change in the electronic amplification of the effect of the capacitance 12 or of the current i c flowing through it can thus be generated by changing the current I 0 of the differential amplifier.
- the factor a can therefore be assumed to be variable and thus allows the simulation of a capacitance of variable size. This characteristic makes the circuit suitable for voltage-controlled oscillators, for example.
- FIG. 3 shows a circuit arrangement according to FIG. 2, but with the difference that the current i c , as it flows from the connection point of the two outputs of the current mirrors 31 and 21, not the connection point between the resistor 43 and the differential amplifier 41, but the connection point between the resistor 44 and the transistor 42 of the differential amplifier is supplied. This ensures that the differential amplifier delivers output currents with the opposite sign.
- i E i c ⁇ (1-a) .
- the current i c through the capacitance 12 and the current which is supplied from the connection point of the outputs of the current mirror circuits 71 and 61 are superimposed here in such a way that the output current of the two current mirror circuits has an opposite sign compared to the current i c through the capacitance 12.
- the current i E of the overall circuit is therefore smaller than the current i c through the capacitance.
- a current between 0 and a maximum of current i c can be set here.
Landscapes
- Amplifiers (AREA)
- Networks Using Active Elements (AREA)
Description
Claims (7)
- Schaltungsanordnung zur Verstarkung der Wirkung einer Kapazität (1),
dadurch gekennzeichnet, daß eine Wilson-Stromspiegel-Schaltung (21) vorgesehen ist, welche einen ersten Transistor (22) aufweist, dessen Kollektor den Eingang der Stromspiegel-Schaltung bildet, dessen Emitter auf Bezugspotential geführt ist und dessen Basis mit der Basis eines zweiten in der Stromspiegel-Schaltung vorgesehenen zweiten Transistors (23) verbunden ist, dessen Emitter mit Bezugspotential und dessen Kollektor mit dessen Basis und mit dem Emitter eines dritten in der Stromspiegel-Schaltung (21) vorgesehenen Transistors (24) verbunden ist, dessen Basis mit dem Eingang der Wilson-Stromspiegel-Schaltung (21) verbunden ist und dessen Kollektor den Ausgang der Stromspiegel-Schaltung (21) bildet, daß der Eingang der Schaltungsanordnung mit dem Ausgang einer, Stromverstärker-Schaltung (41, 42, 43, 44, 51, 61, 72) und über die Kapazität (12) mit dem Verbindungspunkt zwischen dem zweiten (23) und dem dritten (24) Transistor der Wilson-Stromspiegel-Schaltung (21) verbunden ist, daß der Ausgang der Wilson-Stromspiegel-Schaltung (21) mit dem Eingang der Stromverstärker-Schaltung (41, 42, 43, 44, 51, 61, 72) verbunden ist und daß auf den Eingang und auf den Ausgang der Wilson-Stromspiegel-Schaltung (21) zusätzlich konstante Ströme (I) jeweils gleicher Größe geführt sind. - Schaltungsanordnung nach Anspruch 1,
dadurch gekennzeichnet, daß die Steilheit der Stromverstärkungs-Kennlinie der Stromverstärker-Schaltung (41, 42, 43, 44, 51, 61, 72) einstellbar ist. - Schaltungsanordnung nach Anspruch 2,
dadurch gekennzeichnet, daß die Stromverstärker-Schaltung (41, 42, 43, 44, 51, 61, 72) eine solche Stromverstärkung aufweist, so daß der in die Schaltungsanordnung hineinfließende Strom größer als der durch die Kapazität (12) fließende Strom ist. - Schaltungsanordnung nach Anspruch 2,
dadurch gekennzeichnet, daß die Stromverstärker-Schaltung (41, 42, 43, 44, 51, 61, 72) eine solche Stromverstärkung aufweist, so daß der in die Schaltungsanordnung hineinfließende Strom kleiner als der durch die Kapazität (12) fließende Strom ist und gleiche oder um 180 Grad verschobene Phasenlage aufweist. - Schaltungsanordnung nach einem der Ansprüche 2 bis 4,
dadurch gekennzeichnet, daß die Stromverstärker-Schaltung (41, 42, 43, 44, 51, 61, 72) als Differenzverstärker aufgebaut ist. - Schaltungsanordnung nach Anspruch 5,
dadurch gekennzeichnet, daß die Ausgangssignale des Differenzverstärkers mittels dreier Stromspiegel-Schaltungen (51, 61, 71) zusammengeführt werden. - Verwendung der Schaltungsanordnung nach einem der Ansprüche 1 bis 6 in einem spannungsgesteuerten Oszillator.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE4424527 | 1994-07-12 | ||
DE4424527A DE4424527A1 (de) | 1994-07-12 | 1994-07-12 | Schaltungsanordnung zur Kapazitätsverstärkung |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0692870A1 EP0692870A1 (de) | 1996-01-17 |
EP0692870B1 true EP0692870B1 (de) | 2000-11-02 |
Family
ID=6522926
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95201773A Expired - Lifetime EP0692870B1 (de) | 1994-07-12 | 1995-06-29 | Schaltungsanordnung zur Kapazitätsverstärkung |
Country Status (4)
Country | Link |
---|---|
US (1) | US5650746A (de) |
EP (1) | EP0692870B1 (de) |
JP (1) | JPH0846483A (de) |
DE (2) | DE4424527A1 (de) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5900771A (en) * | 1996-12-12 | 1999-05-04 | Nat Semiconductor Corp | Capacitive multiplier for timing generation |
GB2330711B (en) * | 1997-10-21 | 2000-06-28 | Lsi Logic Corp | Controllable reactance circuit for an integrated circuit |
TW412738B (en) * | 1998-03-09 | 2000-11-21 | Koninkl Philips Electronics Nv | Optical read/write apparatus |
US6084475A (en) * | 1998-10-06 | 2000-07-04 | Texas Instruments Incorporated | Active compensating capacitive multiplier |
US6778004B1 (en) | 2002-12-20 | 2004-08-17 | Cypress Semiconductor Corporation | Decoupling capacitor multiplier |
US6756840B1 (en) * | 2003-01-23 | 2004-06-29 | Stmicroelectronics, Inc. | Circuit and method for mirroring current |
US7002422B1 (en) | 2004-04-01 | 2006-02-21 | Pericom Semiconductor Corp. | Current-mirrored crystal-oscillator circuit without feedback to reduce power consumption |
US7113020B2 (en) * | 2004-10-25 | 2006-09-26 | Toko, Inc. | Capacitance multiplier circuit exhibiting improving bandwidth |
US7733165B2 (en) | 2007-02-27 | 2010-06-08 | Infineon Technologies Ag | Circuit arrangement with interference protection |
JP5170054B2 (ja) * | 2009-10-07 | 2013-03-27 | 国立大学法人宇都宮大学 | 電力供給システム、及びそのための可動体と固定体 |
US8836436B2 (en) * | 2009-10-23 | 2014-09-16 | Cts Corporation | Ovenized crystal oscillator assembly |
JP5587697B2 (ja) * | 2010-07-28 | 2014-09-10 | 国立大学法人宇都宮大学 | 電界結合非接触給電システム |
TWI483544B (zh) * | 2012-03-16 | 2015-05-01 | Upi Semiconductor Corp | 電容放大電路及其操作方法 |
JP5894521B2 (ja) * | 2012-11-21 | 2016-03-30 | 株式会社東芝 | 積分定数設定回路 |
KR102175485B1 (ko) * | 2017-09-13 | 2020-11-06 | 주식회사 키 파운드리 | 디커플링 커패시터 회로 |
US11971735B2 (en) * | 2019-11-01 | 2024-04-30 | Texas Instruments Incorporated | Low area frequency compensation circuit and method |
CN113904656B (zh) * | 2021-12-09 | 2022-03-11 | 上海芯龙半导体技术股份有限公司 | 一种等效电容模块、等效电容电路及芯片 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4025867A (en) * | 1976-06-16 | 1977-05-24 | Bell Telephone Laboratories, Incorporated | Capacitance magnification circuit |
JPS5990412A (ja) * | 1982-11-15 | 1984-05-24 | Nec Corp | 双方向性定電流駆動回路 |
US4682059A (en) * | 1985-10-31 | 1987-07-21 | Harris Corporation | Comparator input stage for interface with signal current |
US5166560A (en) * | 1991-08-02 | 1992-11-24 | Bell Communications Research, Inc. | Voltage-controlled variable capacitor |
EP0602723B1 (de) * | 1992-12-15 | 1998-03-18 | Koninklijke Philips Electronics N.V. | Integrierte Schaltung mit einem elektrisch einstellbaren Parameter |
-
1994
- 1994-07-12 DE DE4424527A patent/DE4424527A1/de not_active Withdrawn
-
1995
- 1995-06-29 EP EP95201773A patent/EP0692870B1/de not_active Expired - Lifetime
- 1995-06-29 DE DE59508817T patent/DE59508817D1/de not_active Expired - Fee Related
- 1995-07-11 US US08/532,285 patent/US5650746A/en not_active Expired - Fee Related
- 1995-07-12 JP JP7175927A patent/JPH0846483A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
DE59508817D1 (de) | 2000-12-07 |
JPH0846483A (ja) | 1996-02-16 |
DE4424527A1 (de) | 1996-01-18 |
US5650746A (en) | 1997-07-22 |
EP0692870A1 (de) | 1996-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0692870B1 (de) | Schaltungsanordnung zur Kapazitätsverstärkung | |
DE2338284A1 (de) | Verstaerkungssteuerschaltung | |
DE2950584C2 (de) | Schaltungsanordnung mit steuerbarem Widerstand | |
DE1901804A1 (de) | Stabilisierter Differentialverstaerker | |
DE3633591A1 (de) | Innerer gesamtdifferenzoperationsverstaerker fuer integrierte cmos-schaltungen | |
DE102017126060B4 (de) | Ansteuerschaltung für ein transistorbauelement | |
DE2356386B2 (de) | Schaltungsanordnung zur Gleichspannungsregelverschiebung für Transistorversärker | |
DE69421260T2 (de) | Spannungsgesteuerte Kapazität | |
DE3032660C2 (de) | Demodulatorschaltung zum Demodulieren eines winkelmodulierten Eingangssignals | |
EP0133618A1 (de) | Monolithisch integrierte Transistor-Hochfreqzenz-Quarzoszillatorschaltung | |
EP0766380B1 (de) | Integrierter Mikrowellen-Silizium-Baustein | |
DE3323649C2 (de) | Schaltungsanordnung zur Erhöhung der Induktivität einer Spule | |
DE1905718C3 (de) | Schaltungsanordnung zur Produkt- und/ oder Quotientenbildung | |
DE2648080A1 (de) | Breitbandverstaerker | |
DE3127889C2 (de) | Schaltungsanordnung aus mindestens zwei Verstärkern | |
DE2711520C3 (de) | Belastungsschaltung für eine Signalquelle | |
DE2908741A1 (de) | Hf-breitbandverstaerker | |
EP0370576A2 (de) | Oszillator | |
DE1815203A1 (de) | Schaltungsanordnung zur UEbertragung von Signalen zwischen unterschiedlichen Gleichspannungspegeln | |
EP0821472B1 (de) | Schaltungsanordnung zur Einstellung des Arbeitspunktes | |
DE3824015C2 (de) | ||
DE2335723A1 (de) | Integrierschaltung | |
DE4038379A1 (de) | Verstaerkerschaltung | |
DE19522954C2 (de) | Transformationsschaltungsanordnung | |
DE2246607A1 (de) | Schaltungsanordnung zur vergroesserung der wirksamen kapazitaet eines kondensators |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19960717 |
|
RAP3 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V. Owner name: PHILIPS PATENTVERWALTUNG GMBH |
|
17Q | First examination report despatched |
Effective date: 19990429 |
|
RAP3 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V. Owner name: PHILIPS CORPORATE INTELLECTUAL PROPERTY GMBH |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
17Q | First examination report despatched |
Effective date: 19990429 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT Effective date: 20001102 |
|
REF | Corresponds to: |
Ref document number: 59508817 Country of ref document: DE Date of ref document: 20001207 |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 20001214 |
|
ET | Fr: translation filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20010625 Year of fee payment: 7 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20010629 Year of fee payment: 7 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20010821 Year of fee payment: 7 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20020629 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030101 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20020629 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030228 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |