EP0692757A2 - Circuit pour fournir des tensions d'alimentations - Google Patents

Circuit pour fournir des tensions d'alimentations Download PDF

Info

Publication number
EP0692757A2
EP0692757A2 EP95201759A EP95201759A EP0692757A2 EP 0692757 A2 EP0692757 A2 EP 0692757A2 EP 95201759 A EP95201759 A EP 95201759A EP 95201759 A EP95201759 A EP 95201759A EP 0692757 A2 EP0692757 A2 EP 0692757A2
Authority
EP
European Patent Office
Prior art keywords
control
supply voltage
setpoint
control stage
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP95201759A
Other languages
German (de)
English (en)
Other versions
EP0692757B1 (fr
EP0692757A3 (fr
Inventor
Friedhelm c/o Philips Heinke
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Philips Intellectual Property and Standards GmbH
Koninklijke Philips NV
Original Assignee
Philips Corporate Intellectual Property GmbH
Philips Patentverwaltung GmbH
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Corporate Intellectual Property GmbH, Philips Patentverwaltung GmbH, Koninklijke Philips Electronics NV filed Critical Philips Corporate Intellectual Property GmbH
Publication of EP0692757A2 publication Critical patent/EP0692757A2/fr
Publication of EP0692757A3 publication Critical patent/EP0692757A3/fr
Application granted granted Critical
Publication of EP0692757B1 publication Critical patent/EP0692757B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/577—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices for plural loads

Definitions

  • the invention relates to a circuit arrangement for supplying at least two interdependent supply voltages from a supply voltage.
  • Such mutually dependent supply voltages can preferably be provided in a clocked power supply with a plurality of output voltages, which are generated simultaneously with a converter.
  • the scope of the invention also extends to any other type of power supply in which a plurality of mutually dependent supply voltages, for example a plurality of supply voltages with a predetermined ratio of the open circuit voltages, such as on a plurality of secondary windings of a transformer, are generated from a common supply voltage.
  • one of the supply voltages can be regulated as a function of the load connected to it in such a way that the energy supply from the supply voltage is influenced as a function of the load.
  • the further, dependent supply voltages will change accordingly when the first-mentioned supply voltage is loaded. Such an influence is undesirable.
  • control range of the individual readjustment of the individual supply voltage is narrowed by the interdependence of the supply voltages.
  • the mutual influence of the individual supply voltages as well as one's own load dependency must be compensated for by the readjustment. This undesirably limits the accuracy and control range of such regulations.
  • the overall efficiency of a power supply constructed in this way deteriorates.
  • the invention has for its object to provide a circuit arrangement of the type mentioned at the beginning, with which at least two interdependent supply voltages can be generated, which, even under different loads, require little circuitry and have low losses within specified tolerance limit values can be kept.
  • the first of the supply voltages is thus regulated in a manner known per se, ie the actual value of the first supply voltage is tracked to the associated first setpoint value by the associated first control stage.
  • this first setpoint value can be set within a predetermined range between the first lower tolerance limit value and the first upper tolerance limit value.
  • the first setpoint is set by one or more control signals which are supplied by the further control stages, each of which is assigned to one of the further supply voltages.
  • Each of the other control levels regulates the actual value of the associated additional supply voltage to the further setpoint assigned to this supply voltage.
  • this regulation is not effected by directly influencing the associated further supply voltage, but by influencing the first setpoint of the first supply voltage, whereupon the first control stage tracks the actual value of the first supply voltage to this changed first setpoint and thus also the actual value of the via the dependency of the supply voltages to be regulated further supply voltage changed in the desired sense.
  • the control processes described are limited by the tolerance limit values for the individual setpoints such that the actual values of all supply voltages are ultimately adjusted within the predetermined ranges between the associated upper and lower tolerance limit values. This regulates all supply voltages, not just the first one, with the required accuracy.
  • the invention In addition to a better accuracy of the dependent supply voltages, the invention also achieves a substantial reduction in circuit complexity. In particular, only one power component is required to influence the energy flow of the first supply voltage, since the associated control stages do not intervene directly in the energy flow for all further supply voltages. Overall, very low losses and thus a very high overall efficiency can be achieved.
  • the regulation according to the invention can also be used universally, since only arrangements are added to the regulation of the first control voltage which influence the first setpoint of this first supply voltage, but not internal processes of this regulation.
  • the circuit arrangement according to the invention can preferably be used together with clocked power supplies, but in a simple manner also with power supplies of other types to use.
  • At least some of the further control stages are each individually coupled to the first control stage for changing the first setpoint.
  • a weighted combination of the control signals of these further control stages can preferably be evaluated in order to change the first setpoint.
  • the further control stages mentioned - at least part of the total number of further control stages - each influence the setting of the first setpoint independently of the other further control stages.
  • the control according to the invention can thus react directly to changes in the individual supply voltages, for example by changes in the loads connected to these supply voltages.
  • a weighted link for example a linear combination, can preferably be formed from the control signals from the individual control stages and used as the resultant control signal which determines the first setpoint.
  • control stages are arranged in a derailleur circuit in such a way that the actuating signal from each of the further control stages arranged in the derailleur circuit is fed to a subsequent control stage in the derailleur circuit for changing the setpoint of this subsequent control stage, the control stage being on A fixed setpoint is supplied at the beginning of the derailleur.
  • This chain connection or cascading of the control stages integrated therein represents another advantageous possibility for obtaining a resultant control signal.
  • This chain connection can also include all or only a part of the further control stages.
  • the control stage at the beginning of the derailleur controls the actual value of the control voltage assigned to it to a fixed setpoint;
  • the control signal it emits influences in the manner described the setpoint of the subsequent control stage in the derailleur circuit, which compares this adjustable setpoint with the actual value of the supply voltage assigned to it and derives an actuation signal from it, which a third control stage in the derailleur for setting the setpoint of this third control circuit assigned supply voltage is supplied, etc.
  • a resulting control signal is generated.
  • the first control stage for regulating the actual value of the first supply voltage can advantageously be arranged at the end of the derailleur circuit.
  • the derailleur then acts directly on the first setpoint.
  • a (weighted) link can also be arranged at the beginning of a further derailleur circuit, at the end of which the first control stage is arranged.
  • FIG. 1 shows the basic circuit diagram of an exemplary embodiment of the invention, in which the power supply is formed by a DC / DC converter 1 of a design known per se, for example by a switching power supply.
  • a supply voltage Uv is fed to the DC-DC converter 1 at input connections 2, 3.
  • the DC voltage converter 1 On the output side, the DC voltage converter 1 has supply voltage connections 4, 5 and 6, at which supply voltages Ua1, Ua2, etc., which are dependent on one another and a ground connection 7 of the DC voltage converter 1, are output to Uan will.
  • the number of these supply voltage connections 4 to 6 can be selected as desired. For simplicity, only three supply voltage connections are shown in FIG. 1.
  • the DC-DC converter 1 can be designed, for example, as a switched-mode power supply which has a transformer with a plurality of secondary windings corresponding to the number of supply voltage connections 4 to 6 or the mutually dependent supply voltages Ua1 to Uan. Each of the secondary windings is then preferably followed by a rectifier arrangement which emits the associated supply voltage. All supply voltages are interdependent via the transformer.
  • first control stage 8 to which the first supply voltage Ua1 is supplied from the first supply voltage connection 4 of the DC / DC converter 1 via an actual value input 11.
  • first control stage 8 the actual value of the first supply voltage Ua1 is compared with a first target value and a first control signal is output on this control signal line 14 from this comparison.
  • the control signal line 14 is connected to a pulse width modulator 17.
  • the first control signal from the first control stage 8 adjusts the actual value of the first supply voltage Ua1 by modulating the switching pulses for the DC-DC converter 1.
  • the actual value of the first supply voltage Ua1 can thus be constantly controlled independently of the load connected to the supply voltage connection 4.
  • the actual value of the first supply voltage Ua1 is kept very precisely independent of the load at a predetermined target value, but that the actual values of the further, dependent supply voltages Ua2 to Uan, however, depending on the load on the first supply voltage Ua1 and on the respective considered supply voltage Ua2 to Uan deviates more or less from a predetermined setpoint for this additional supply voltage. If this deviation exceeds a predetermined tolerance range required for the purpose of the circuit arrangement, the functionality is no longer guaranteed.
  • the circuit arrangement of the exemplary embodiment of the invention according to FIG. 1 comprises a further control stage for each additional dependent supply voltage Ua2 to Uan generated by the DC-DC converter, ie a second control stage 9 and in the example according to FIG. 1 one nth control stage 10.
  • Each of these control stages 9, 10 has an actual value input 12 or 13 for supplying the actual value of the associated supply voltage Ua2 or Uan.
  • each of the other control stages ie the second control stage 9 and the nth control stage 10, as in the first control stage 8, a comparison between the actual value supplied and one of the respective control stages 9 and 10 provides a further setpoint for the corresponding one further supply voltage Ua2 or Uan a further control signal is formed and each on an associated one Control signal line 15 or 16 output.
  • the actuating signals on the actuating signal lines 15, 16 are not used for the immediate readjustment of the associated supply voltages Ua2, Uan independently of the first supply voltage Ua1, but rather they change the first setpoint for the first control stage 8 in such a way that the readjustment of the actual value of the first supply voltage Ua1 according to this changed, first setpoint also a change of the dependent supply voltages Ua2, Uan in the desired manner and direction.
  • the first and second control stages 8, 9 in the example according to FIG. 1 (as well as further control stages, not shown, for further, not shown, dependent supply voltages between Ua2 and Uan) each have a control input 18, 19 via which that of the associated one Control stage 8 or 9 available setpoint is changeable.
  • the connections between the control signal line 16 of the nth control stage 10 and the control inputs 18 and 19 of the first and second control stages 8 and 9 are shown in dashed lines, since there are several possibilities for this in accordance with the invention.
  • control input 19 is connected to the control signal line 16, but a connection between the control signal line 16 and the control input 18 is not implemented.
  • the three (and possibly other, not shown) control stages 8, 9, 10 form a cascade or chain connection.
  • the nth control stage 10 which always receives a fixed setpoint for the nth supply voltage Uan, supplies an actuating signal on the actuating signal line 16 according to the detected deviation between the actual value of this supply voltage Uan and its setpoint second control stage 9 setpoint to be provided for the second supply voltage Ua2 can be set within predetermined tolerance limit values.
  • This change in the setpoint for the second supply voltage Ua2 is carried out in such a way that a deviation is produced between this setpoint and the detected actual value of the second supply voltage Ua2 in such a way that the control signal formed on the control signal line 15 influences the first supply voltage Ua1, which, in addition to a desired tracking of the second supply voltage Ua2, also adjusts the nth supply voltage Uan in the desired manner.
  • the control of the first supply voltage Ua1 by the control signal from the second control stage 9 does not take place directly, but rather via the control input 18 of the first control stage 8 by likewise changing the setpoint, specifically the first setpoint for the first supply voltage Ua1.
  • control signal line 16 of the nth control stage 10 is not connected to the control input 19, but to the control input 18 of the first control stage 8, to which the control signal line 15 of the second control stage 9 is also connected.
  • the common connection of the control signal lines 15, 16 to the control input 18 can be achieved by an additive superimposition of the control signals, but also by a weighted link, for example a linear combination.
  • the weighting allows, for example, dependencies of different strengths of the individual supply voltages Ua2 and Uan on the first supply voltage Ua1 to be taken into account.
  • each control signal acts or each further control stage 9 or 10 each for the first control stage 8 or the first setpoint value of the first supply voltage Ua1 provided for it.
  • Fig. 2 shows a detailed embodiment shown for a cascade connection of two control stages, i.e. again the simplest case for the sake of clarity.
  • Each of the two control stages 8, 9 comprises an operational amplifier 20 and 21, the outputs 22 and 23 of which are connected to the associated inverting input 24 and 25 via a feedback network 26 and 27, respectively.
  • Each of the feedback networks 26, 27 contains a parallel connection of a first capacitance 28 or 29 with the series connection of a second capacitance 30 or 31 and an ohmic resistor 32 or 33.
  • For a change in the control characteristics of the control stages 8, 9 can also be different trained feedback networks 26, 27 are implemented.
  • the inverting input 25 of the operational amplifier 21 in the second control stage 9 is also connected to ground 35 via an input resistor 34.
  • a non-inverting input 36 of the operational amplifier 21 in the second control stage 9 is connected to a center tap of a resistance voltage divider consisting of two resistors 37, 38.
  • the first resistor 37 of this resistor voltage divider is on the other hand with the actual value input 12 of the second control stage 9 and the second resistor 38 with a reference voltage input 39 connected.
  • the resistors 37, 38 and the DC voltage supplied to the reference voltage input 39 are dimensioned such that they supply the second (setpoint) of the supply voltage Ua2 for the second controller 9, which as the actual value is the actual value input 12 at the end of the resistance voltage divider 37, 38 opposite the reference voltage input 39 is fed. From the comparison of the actual value and the target value, the second control stage 9 generates a (second) control signal at the output 23 of the operational amplifier 21 and outputs this via a low-pass element comprising a series resistor 40 and a transverse capacitor 41 connected to ground 35 to a base connection of a pnp transistor 42.
  • the emitter connection of this pnp transistor 42 is connected to ground 35, its collector connection to a connection of a resistor 43, which on the other hand is connected to the control signal line 15 of the second control stage 9.
  • the actuating signal line 15 is connected to the control input 18 of the first control stage 8 and is led there to the inverting input 24 of the operational amplifier 20 and to a center tap of a further resistance voltage divider comprising two resistors 44, 45.
  • the first resistor 44 of this further resistor voltage divider is connected to the actual value input 11 of the first control stage 8, the second resistor 45, on the other hand, is connected to ground 35.
  • a non-inverting input 46 of the operational amplifier 20 is connected to a further reference voltage input 48 via a further input resistor 47.
  • the output 22 of the operational amplifier 20 is connected to the control signal line 14 of the first control stage 8 via a further series resistor 49.
  • the signal obtained from the comparison between the actual value of the second supply voltage Ua2 at the actual value input 12 with the fixed target value for this supply voltage at the output 23 of the operational amplifier 21 (after smoothing or low-pass filtering) the pnp transistor 42 is driven in such a way that the resistor 43 is effective in series with the volume resistance of the pnp transistor 42 in parallel with the second resistor 45 of the further resistance voltage divider in the first control stage 8 becomes.
  • the input voltage at the inverting input 24 of the operational amplifier 20 is changed in accordance with the control signal on the control signal line 15.
  • control input 18 could also be connected to the non-inverting input 46, the further input resistor 47 and the further reference voltage input 48 in such a way that, for example, the influence of the reference voltage on the further via a voltage divider instead of the further input resistor 47 Reference voltage input 48 is changed by connecting the resistor 43.
  • control 2 can be expanded in such a way that, for example, between the control input 18 and the control signal line 15 another control stage is inserted, which essentially corresponds in its structure to the first control stage 8, but has on the output side a resistor which can be connected via a transistor, corresponding to the pnp transistor 42 and the resistor 43. This resistor would then be connected in parallel with the second resistor 45 in the first control stage 8, whereas the control signal line 15 would be connected to a control input designed in accordance with the control input 18. In this way, a cascading of three control levels would be achieved, which can be expanded accordingly.
  • FIG. 3 and 4 show, using an example with two control stages, preferably according to FIG. 2, a comparison between an exclusive control of the first supply voltage with a dependent, uncontrolled tracked second supply voltage (FIG. 3) with the case according to the invention of a cascaded control Fig. 2 (shown in the diagram of Fig. 4).
  • the voltage U is plotted on the vertical axis and the current I on in the supply voltage connections (for example 4 and 5) on the horizontal axis.
  • the solid line a in Fig. 3 shows the first supply voltage Ua1 at constant load current, plotted against it, plotted against the current in the associated supply voltage connection.
  • curve a in FIG. 3 forms a horizontal line.
  • the dashed lines b and c show the first upper (b) and the first lower (c) tolerance limit for the actual value of the first supply voltage. It can be seen that the first supply voltage Ua1 (curve a) does not exploit the range between the tolerance limit values b and c in any way.
  • the second supply voltage Ua2 is varied in accordance with its dependence on the first supply voltage Ua1 in accordance with the load on the first supply voltage Ua1 and in accordance with the load on the second supply voltage Ua2 itself.
  • the second supply voltage Ua2 is plotted in FIG. 3 over the load current supplied by it for three different values of the load current supplied by the first supply voltage Ua1.
  • the dashed curve d shows the course of the second supply voltage Ua2 at a small value for the load current supplied by the first supply voltage Ua1, the dash-dotted curve e the same for an average value of the load current of the first supply voltage Ua1 and the dash-dot-dot line f finally the same for a high value of the load current from the first supply voltage Ua1.
  • the second upper tolerance limit value g and the second lower tolerance limit value h are also plotted. It can be seen that, in particular in the case of medium and large loads on the first supply voltage, the idle value of the second supply voltage is raised such that the upper second tolerance limit value g is exceeded.
  • curves b to h in FIG. 4 correspond in their meaning to the corresponding curves b to h according to FIG. 3.
  • curves ak, am and ag show the course of the first supply voltage as a function of the load current supplied by the second supply voltage, for a small (curve ak), a medium (curve am) and a large (curve ag) value of the load current supplied by the first supply voltage. While the actual value of the first supply voltage (curve a) is independent of the current supplied by the second supply voltage in FIG.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Dc-Dc Converters (AREA)
  • Control Of Eletrric Generators (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)
EP95201759A 1994-07-14 1995-06-28 Circuit pour fournir des tensions d'alimentations Expired - Lifetime EP0692757B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE4424800 1994-07-14
DE4424800A DE4424800A1 (de) 1994-07-14 1994-07-14 Schaltungsanordnung zum Liefern von Speisespannungen

Publications (3)

Publication Number Publication Date
EP0692757A2 true EP0692757A2 (fr) 1996-01-17
EP0692757A3 EP0692757A3 (fr) 1998-04-08
EP0692757B1 EP0692757B1 (fr) 2003-09-03

Family

ID=6523100

Family Applications (1)

Application Number Title Priority Date Filing Date
EP95201759A Expired - Lifetime EP0692757B1 (fr) 1994-07-14 1995-06-28 Circuit pour fournir des tensions d'alimentations

Country Status (4)

Country Link
US (1) US5631546A (fr)
EP (1) EP0692757B1 (fr)
JP (1) JPH0854942A (fr)
DE (2) DE4424800A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008012121A1 (fr) * 2006-07-24 2008-01-31 Continental Automotive Gmbh Disposition de connexions
WO2011047784A1 (fr) * 2009-10-19 2011-04-28 Sew-Eurodrive Gmbh & Co. Kg Appareil électrique pouvant être alimenté à partir d'un réseau électrique à courant alternatif et procédé de reconnaissance d'erreur

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19536064A1 (de) * 1995-09-28 1997-04-03 Bosch Gmbh Robert Getaktete Stromversorgungsschaltung mit einer von einem Verbraucher unabhängigen, zumindest zeitweise wirksamen Last
WO1998012822A1 (fr) * 1996-09-18 1998-03-26 Siemens Aktiengesellschaft Procede et circuit pour l'alimentation en courant d'unites electriques fonctionnelles
DE19909706A1 (de) * 1999-03-05 2000-09-07 Heidenhain Gmbh Dr Johannes Verfahren und Schaltungsanordnung zur Abbildung der Netzspannung bei rückspeisefähigen Versorgungsgeräten
CN100426193C (zh) * 2006-05-19 2008-10-15 华为技术有限公司 一种单板电源架构及电源提供方法
EP1953906B1 (fr) * 2007-01-30 2016-04-20 Stmicroelectronics Sa Circuit de contrôle numérique pour convertisseur continu-continu
LT2712622T (lt) * 2008-05-21 2016-09-26 Ferring B.V. Burnoje disperguojamas desmopresinas, skirtas nikturijos netrikdomo miego pirminio periodo pailginimui

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3815014A (en) * 1973-06-21 1974-06-04 Ibm Compromise voltage control for tracking multiple output power supply
DE3036616A1 (de) * 1980-09-29 1982-04-22 Siemens AG, 1000 Berlin und 8000 München Anordnung mit einer regeleinrichtung mit einem geregelten kreis und einem damit gekoppelten weiteren kreis
JPS57161913A (en) * 1981-03-31 1982-10-05 Tohoku Metal Ind Ltd Power supply system
US4677534A (en) * 1984-12-28 1987-06-30 Kabushiki Kaisha Toshiba Stabilizing power source apparatus
EP0188646B1 (fr) * 1985-01-24 1989-12-27 BULL HN INFORMATION SYSTEMS ITALIA S.p.A. Alimentation à régulation unique avec compensation de charge pour une sortie de tension auxiliaire
DE3828959A1 (de) * 1988-08-26 1990-03-08 Ant Nachrichtentech Schaltregler
US4935858A (en) * 1989-09-05 1990-06-19 Motorola, Inc. Auxiliary output regulation technique for power supplies
EP0499024A3 (en) * 1991-02-11 1992-11-19 Bosch Telecom Oeffentliche Vermittlungstechnik Gmbh Circuit arrangement for a dc-dc converter
US5707294A (en) * 1996-10-10 1998-01-13 Fischer; Amy S. Base suspended single swing

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008012121A1 (fr) * 2006-07-24 2008-01-31 Continental Automotive Gmbh Disposition de connexions
WO2011047784A1 (fr) * 2009-10-19 2011-04-28 Sew-Eurodrive Gmbh & Co. Kg Appareil électrique pouvant être alimenté à partir d'un réseau électrique à courant alternatif et procédé de reconnaissance d'erreur

Also Published As

Publication number Publication date
JPH0854942A (ja) 1996-02-27
US5631546A (en) 1997-05-20
DE59510783D1 (de) 2003-10-09
DE4424800A1 (de) 1996-01-18
EP0692757B1 (fr) 2003-09-03
EP0692757A3 (fr) 1998-04-08

Similar Documents

Publication Publication Date Title
DE19814681B4 (de) Current-Mode-Schaltregler
DE19935249C2 (de) Gleichspannungswandler
DE2901396C2 (de) Regleranordnung
DE102016213987B4 (de) Schnellübergangs-Schaltumsetzer mit Typ-III-Kompensation
DE2933029C2 (fr)
DE10214190B4 (de) Stromversorgung mit mehreren parallel geschalteten Schaltnetzteilen
DE1487340A1 (de) Als Inverter wirkender Transistorverstaerker mit von Temperatur- und Versorgungsspannungsschwankungen weitgehend unabhaengigem Verstaerkungsgrad
DE10257147A1 (de) Leistungsversorgungsvorrichtung zum Erzeugen von Plasma
DE2519845C3 (de) Schaltungsanordnung zur Zusammenführung von Hochfrequenzleistungsanteilen
DE60133348T2 (de) Pulsweitenmodulationsteuerschaltung für Gleichstrom-Gleichstromwandler
EP1497703A1 (fr) Ensemble de circuits pour la regulation de tension comprenant un diviseur de tension
DE60101694T2 (de) Rückkopplungsschleife für Leistungsumwandler
DE1905993A1 (de) Regeleinrichtung
DE69824751T2 (de) Regler
EP0692757B1 (fr) Circuit pour fournir des tensions d'alimentations
DE102004015621A1 (de) Schaltstromrichter
DE3144696C2 (de) Geregeltes Netzteil
DE2022621C3 (de) Steuerschaltung für einen statischen Wechselrichter
EP0635936A2 (fr) Système de communication utilisant des signaux selon le système de multiplexage par répartition dans le temps
DE2148806C2 (de) Schaltungsanordnung zur stoßfreien Hand/Automatik-Umschaltung in einem Prozeßreglersystem
DE2545535C3 (de) Schaltung zum Erzeugen einer dem Logarithmus einer Eingangswechselspannung entsprechenden Ausgangsgleichspannung
DE10223771A1 (de) Schaltwandler mit einem digitalen Eingang und Verfahren zur Wandlung einer Eingangsspannung in eine Ausgangsspannung
DE4007953C2 (de) Gleichspannungswandler mit geschalteten Kondensatoren
DE2638057A1 (de) Elektronisch stabilisiertes speisegeraet fuer die lieferung von gleichstrom
DE1909032A1 (de) Analog-Digitalwandler

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): CH DE FR GB IT LI SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): CH DE FR GB IT LI SE

RAP3 Party data changed (applicant data changed or rights of an application transferred)

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V.

Owner name: PHILIPS PATENTVERWALTUNG GMBH

17P Request for examination filed

Effective date: 19981008

RAP3 Party data changed (applicant data changed or rights of an application transferred)

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V.

Owner name: PHILIPS CORPORATE INTELLECTUAL PROPERTY GMBH

17Q First examination report despatched

Effective date: 20010116

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V.

Owner name: PHILIPS CORPORATE INTELLECTUAL PROPERTY GMBH

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V.

Owner name: PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): CH DE FR GB IT LI SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20030903

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REF Corresponds to:

Ref document number: 59510783

Country of ref document: DE

Date of ref document: 20031009

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20031203

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)
REG Reference to a national code

Ref country code: GB

Ref legal event code: 746

Effective date: 20031128

ET Fr: translation filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040630

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040630

REG Reference to a national code

Ref country code: FR

Ref legal event code: D6

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20040604

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20050628

Year of fee payment: 11

Ref country code: FR

Payment date: 20050628

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20050816

Year of fee payment: 11

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060628

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070103

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20060628

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20070228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060630