EP0691041A1 - Guide d'ondes asymetrique - Google Patents

Guide d'ondes asymetrique

Info

Publication number
EP0691041A1
EP0691041A1 EP94906831A EP94906831A EP0691041A1 EP 0691041 A1 EP0691041 A1 EP 0691041A1 EP 94906831 A EP94906831 A EP 94906831A EP 94906831 A EP94906831 A EP 94906831A EP 0691041 A1 EP0691041 A1 EP 0691041A1
Authority
EP
European Patent Office
Prior art keywords
signal
voltage supply
contacts
ground
rear wall
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP94906831A
Other languages
German (de)
English (en)
Other versions
EP0691041B1 (fr
Inventor
Werner Pollmeier
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wincor Nixdorf International GmbH
Original Assignee
Wincor Nixdorf International GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wincor Nixdorf International GmbH filed Critical Wincor Nixdorf International GmbH
Publication of EP0691041A1 publication Critical patent/EP0691041A1/fr
Application granted granted Critical
Publication of EP0691041B1 publication Critical patent/EP0691041B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/66Structural association with built-in electrical component
    • H01R13/6608Structural association with built-in electrical component with built-in single component
    • H01R13/6625Structural association with built-in electrical component with built-in single component with capacitive component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits

Definitions

  • Computing systems are usually made up of assemblies that exchange data with one another. These assemblies are pluggable on a carrier plate and the contacts of the different connectors are connected to each other. This results in a large number of parallel lines via which a corresponding amount of data can be transmitted in one transmission operation. In addition to these data lines, there are control lines, ground lines and power supply lines.
  • An asymmetrical control is often used for the transmission, in which one data line is used per logic signal and is switched with respect to a common ground.
  • electronic switches are used which connect a potential provided on the data line to a ground line. Because of the inductances and capacitances on the signal lines, there are slow edges or vibrations when switching on or off. This effect can be avoided if the signal lines are terminated with their characteristic impedance.
  • a common plug contact is used for the ground connection of many signal lines. Since considerably higher high-frequency currents flow over the one or a few ground contacts than over the many signal contacts, this happens Disorders.
  • a known measure in high-speed applications is therefore the use of one ground contact per signal contact. This solution is ruled out if, for reasons of compatibility, a standardized contact assignment must be used, in which the number of ground contacts is fixed.
  • the invention is based on the consideration that, in addition to the high-frequency overloaded plug contacts for the signal ground, there is a considerable number of plug contacts for the power supply, these are not loaded with high frequencies and can therefore serve to relieve the contacts for signal ground.
  • a first solution is to use the contacts of the voltage supply as an additional high-frequency path via capacitors.
  • a high-frequency connection from the voltage supply to the signal ground must be created on the module and the rear wall by means of capacitors. This requires a number of capacitors that is equal to the product of the number of slots and the number of power supply contacts. These capacitors must be connected to the plug contacts with little induction, that is, they must be attached directly next to them.
  • the voltage supply on the rear wall must be high-frequency equivalent to the signal ground be carried out. This can be achieved if the signal lines with respect to the signal ground have the same shaft impedance as with respect to the voltage supply. Two embodiments could be determined for this.
  • the conductor tracks in a multilayer printed circuit board for signal ground and voltage supply have the same layout and are in adjacent levels. The voltage supply is placed in an outer and the signal mass in the immediately adjacent plane and an insulating layer of the smallest possible thickness is used.
  • the signal lines are routed on the opposite outer layer and separated from the above-mentioned levels by a much thicker insulating layer (of the same material).
  • the distance from the signal lines to the signal ground and from the signal lines to the voltage supply is thus essentially the same, so that the waveguide impedance with respect to the two does not differ significantly.
  • a capacitive connection between signal ground and voltage supply is only necessary at the ends where the terminating resistors for the signal waveguides are also arranged.
  • the signal lines can be placed in a central position and signal mass and voltage supply can be routed in the two outer layers. This solution is used when the insulating layer between the signal conductor and the signal ground is already quite thin and a much thinner layer between the signal ground and the voltage supply can no longer be produced.
  • the invention therefore ensures that the power supply is also included in the waveguide of the signal lines.
  • the capacitors on the plug contacts on the rear wall are then unnecessary; the desired effect is achieved by the layout of the rear wall implemented as a printed circuit.
  • the invention can advantageously also be applied to a module itself.
  • the electronic switches are located away from the connector contacts.
  • the signal lines, the signal ground and the supply voltage are routed with the same characteristic impedance between the signal line and signal ground and between the signal line and supply voltage as on the rear wall.
  • an AC coupling must be set up directly at the switch, in particular a low-inductance capacitor must be connected between the signal ground and the supply voltage.
  • Such a capacitor is usually already available to buffer the supply voltage. This means that additional capacitors are no longer necessary because the acceleration of the signal transmission is achieved solely by the clever arrangement of the conductor tracks.
  • the invention therefore consists in the fact that in a system with modules, power supply, signal transmission via closed signal lines and signal ground, the impedance of the signal lines with respect to both the signal ground and the voltage supply is the same, with an alternating current coupling of the contacts for signal ground and voltage ⁇ feeding takes place on the modules and near the termination of the signal lines.
  • 1 is a simplified view of the back wall of a computer
  • 3 shows a cross section through the rear wall with external signal lines and 4 shows a cross section through the rear wall with internal signal lines.
  • a rear wall 10 is shown, which is shown for a better overview with only three headers 11a..c and nine contacts per header.
  • the poles S are signal contacts which are each connected to one another by conductor tracks 13a.
  • the poles G serve as ground poles and are connected to one another by ground connections.
  • the poles V are used for supplying voltage and are connected to the operating voltage Ul via leads -15.
  • the signal lines 13a..e are terminated at both ends by terminating resistors RL and RR.
  • the left resistors RL and the right resistors RR are equal to one another and equal to the characteristic impedance of the signal lines 13 with respect to the signal ground 14. This is determined by the width of the signal line 13 and its electrical distance from the signal ground 14, which is derived from the dielectric constant of the PCB material and the spatial distance determined.
  • This rear wall is operated as a bus system with an open collector structure, in which a LOW bit is signaled by connecting a signal line to ground and a high bit by omitting this connection.
  • the terminating resistor is connected to a potential U2 in terms of DC voltage.
  • FIG. 2 This situation is shown in Fig. 2 in its electrical effect.
  • the parts are located on the rear wall outside the modules 20a and 20b framed by dashed lines.
  • 11a and 11b denote the connectors fastened on the rear wall and 20a and 20b the modules contacted with them.
  • 20a is a sending module
  • 20b is a receiving module.
  • the broadcast and shown Receiving means are present on all modules for all signal lines; this is simplified for the sake of clarity.
  • a semiconductor switch 21a is arranged in the transmitting module 20a and is connected to a signal contact S and a signal ground 22a.
  • the signal contact S is connected via line 13a to the two terminating resistors RL and RR, which in turn are connected to the voltage U2. If the semiconductor switch 21a is not active, the line 13a is at the potential U2. On the other hand, if the semiconductor switch 21a is active, the current indicated by the arrows and determined by the resistors RL and RR flows from the voltage source U2 through the resistors RL and RR, via the signal line 13a, through the contact S, through the semiconductor switch. 21a, along the ground line 22a in the module 20a, through the contact G and the ground line 14 back into the voltage source U2. This creates a potential close to ground on line 13a, which is evaluated by receiving module 20b with a receiving circuit 23a.
  • the situation is different at the time of switching.
  • the inductance of the contact pins is decisive here.
  • a settling process occurs via the inductance of the contacts, which limits the maximum speed of bus use.
  • the contacts for the voltage supply are also used in alternating current, so that the inductances of the contact pins are reduced by parallel connection.
  • a capacitor is connected to each module and to each voltage supply contact V. sator 24 attached between this and signal ground.
  • the contact V is also connected to the signal ground in an alternating current manner.
  • a capacitor 31 is attached to each contact V.
  • a significant improvement in which the capacitor 31 can be dispensed with is achieved in that the characteristic impedance of the signal line 13 in relation to the signal mass 14 is made equal to the characteristic impedance of the same signal line 13 in relation to the voltage supply 15. This is achieved when using a printed circuit board in that the layout of signal ground 14 and voltage supply 15 is designed essentially the same, and both have approximately the same electrical distance from the signal line 13.
  • FIG. 4 shows an alternative embodiment in which the signal lines are shown in the middle ⁇ are classified. This form is advantageous if a low characteristic impedance is sought and the distance from the signal conductors 13 to the signal ground is therefore the smallest that can be produced. In addition, the interference radiation of the signal lines is shielded in this embodiment.
  • the invention can advantageously also be applied to a module 20 when the electronic switches 21 are removed are arranged by the plug contacts.
  • the signal lines 13, the signal ground 14 and the supply voltage 15 are routed as on the rear wall 20 with the same characteristic impedance between the signal line 13 and the signal ground 14 and between the signal line 13 and the supply voltage 15.
  • the AC coupling on the module is achieved by an already existing blocking capacitor, so that the capacitor 24a close to the contacts can be omitted.
  • the invention can also be used with connectors that are not designed as operationally releasable plugs, but also, for example, with modules that are soldered to a common carrier plate via contacts

Landscapes

  • Details Of Connecting Devices For Male And Female Coupling (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Structure Of Printed Boards (AREA)
  • Optical Modulation, Optical Deflection, Nonlinear Optics, Optical Demodulation, Optical Logic Elements (AREA)
  • Glass Compositions (AREA)
  • Diaphragms For Electromechanical Transducers (AREA)
  • Optical Integrated Circuits (AREA)
EP94906831A 1993-03-22 1994-02-04 Guide d'ondes asymetrique Expired - Lifetime EP0691041B1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE4309147A DE4309147A1 (de) 1993-03-22 1993-03-22 Asymmetrischer Wellenleiter
DE4309147 1993-03-22
PCT/DE1994/000109 WO1994022184A1 (fr) 1993-03-22 1994-02-04 Guide d'ondes asymetrique

Publications (2)

Publication Number Publication Date
EP0691041A1 true EP0691041A1 (fr) 1996-01-10
EP0691041B1 EP0691041B1 (fr) 1997-04-23

Family

ID=6483460

Family Applications (1)

Application Number Title Priority Date Filing Date
EP94906831A Expired - Lifetime EP0691041B1 (fr) 1993-03-22 1994-02-04 Guide d'ondes asymetrique

Country Status (6)

Country Link
US (1) US5652553A (fr)
EP (1) EP0691041B1 (fr)
JP (1) JPH08508833A (fr)
AT (1) ATE152263T1 (fr)
DE (2) DE4309147A1 (fr)
WO (1) WO1994022184A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3694548B2 (ja) * 1995-08-21 2005-09-14 株式会社日立グローバルストレージテクノロジーズ ハードディスク実装方法およびバス実装方法
US6043988A (en) * 1996-08-14 2000-03-28 Hitachi, Ltd. Hard disk drive and hard disk apparatus having bus and its installing method
US6125044A (en) * 1999-03-23 2000-09-26 Hewlett-Packard Company Suppressing EMI with PCB mounted ferrite attenuator

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3992686A (en) * 1975-07-24 1976-11-16 The Singer Company Backplane transmission line system
US5027089A (en) * 1988-06-10 1991-06-25 Adc Telecommunications, Inc. High frequency noise bypassing
DE3838486A1 (de) * 1988-11-12 1990-05-17 Standard Elektrik Lorenz Ag Schaltungstraeger fuer hochfrequenzleitungen
US5061824A (en) * 1989-08-23 1991-10-29 Ncr Corporation Backpanel having multiple logic family signal layers
US5278524A (en) * 1992-05-11 1994-01-11 Mullen Urban E Multi-layered printed circuit board with transmission line capabilities

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO9422184A1 *

Also Published As

Publication number Publication date
DE59402537D1 (de) 1997-05-28
WO1994022184A1 (fr) 1994-09-29
JPH08508833A (ja) 1996-09-17
US5652553A (en) 1997-07-29
DE4309147A1 (de) 1994-09-29
EP0691041B1 (fr) 1997-04-23
ATE152263T1 (de) 1997-05-15

Similar Documents

Publication Publication Date Title
DE3752310T2 (de) Elektrische Steckverbinder
EP0712267B1 (fr) Installation de commande modulaire avec connexion sur bus secteur intégré
DE60019297T2 (de) Intelligente erkennbare verbinder
DE60032954T2 (de) Hochgeschwindigkeitsstecker und Verbindung für Leiterplatte
DE3650244T2 (de) Klinkensteckvorrichtung.
DE69323286T2 (de) Elektrisch kompensierte Verbinderanordnung
EP0674363B1 (fr) Connecteur multipoles avec agencement de filtre
DE60219071T2 (de) Abschlussanordnungen für übertragungskanalverbindungen mit gruppierten elementen
EP2260543B1 (fr) Multiconnecteur coaxial
DE2525166A1 (de) Kontakt-sondenvorrichtung
EP0871998A1 (fr) Connecteur electrique blinde
WO2012122974A1 (fr) Dispositif et procédé de connexion de signaux numériques à haute fréquence
DE69923652T2 (de) Modularer gefilterter Verbinder
EP0031869B1 (fr) Transition entre un câble coaxial et un connecteur enfichable multipolaire
DE69215427T2 (de) Vorrichtung und Verfahren für eine elektrische Übertragungsleitungsschnittstelle
DE10229119B4 (de) Steckfassung für eine Mehrzahl von Schaltbaugruppen mit kompatiblen Schnittstellen
EP0222030A1 (fr) Bloc de connexion pour initiateur
EP0691041B1 (fr) Guide d'ondes asymetrique
DE69230313T9 (de) Elektrische verbinder
EP0658955B1 (fr) Filtre plan pour un connecteur à plusieurs pÔles
EP0402739B1 (fr) Dispositif pour coupler électriquement des unités électriques enfichables
EP3834591B1 (fr) Agencement de circuit intermédiaire et onduleur
DE2616975C3 (de) Anordnung von Nutzsignal- und Steuersignalleitungen zum kopplungsarmen Verdrahten von Halbleiterschaltern
DE3724445A1 (de) Hochfrequenz-coaxialschalter
EP1168526A2 (fr) Connecteur pour plaque à circuit intégré

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19950821

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH DE ES FR GB LI NL SE

17Q First examination report despatched

Effective date: 19960109

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE ES FR GB LI NL SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19970423

Ref country code: ES

Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY

Effective date: 19970423

REF Corresponds to:

Ref document number: 152263

Country of ref document: AT

Date of ref document: 19970515

Kind code of ref document: T

REG Reference to a national code

Ref country code: CH

Ref legal event code: NV

Representative=s name: SIEMENS SCHWEIZ AG

Ref country code: CH

Ref legal event code: EP

REF Corresponds to:

Ref document number: 59402537

Country of ref document: DE

Date of ref document: 19970528

ET Fr: translation filed
GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 19970627

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19970723

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980228

26N No opposition filed
BERE Be: lapsed

Owner name: SIEMENS NIXDORF INFORMATIONSSYSTEME A.G.

Effective date: 19980228

REG Reference to a national code

Ref country code: CH

Ref legal event code: PUE

Owner name: SIEMENS NIXDORF INFORMATIONSSYSTEME AG TRANSFER- F

REG Reference to a national code

Ref country code: CH

Ref legal event code: NV

Representative=s name: E. BLUM & CO. PATENTANWAELTE

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20010117

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20010118

Year of fee payment: 8

Ref country code: DE

Payment date: 20010118

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20010119

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 20010122

Year of fee payment: 8

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020204

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020204

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020228

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020903

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20020204

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20021031

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST