EP0614573A1 - Procede de fabrication d'un circuit integre de puissance ayant un composant vertical de puissance - Google Patents

Procede de fabrication d'un circuit integre de puissance ayant un composant vertical de puissance

Info

Publication number
EP0614573A1
EP0614573A1 EP92923661A EP92923661A EP0614573A1 EP 0614573 A1 EP0614573 A1 EP 0614573A1 EP 92923661 A EP92923661 A EP 92923661A EP 92923661 A EP92923661 A EP 92923661A EP 0614573 A1 EP0614573 A1 EP 0614573A1
Authority
EP
European Patent Office
Prior art keywords
layer
vertical power
etching
control circuit
power component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP92923661A
Other languages
German (de)
English (en)
Inventor
Helmut Gassel
Bernward MÜTTERLEIN
Holger Vogt
Günther Zimmer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fraunhofer Gesellschaft zur Forderung der Angewandten Forschung eV
Original Assignee
Fraunhofer Gesellschaft zur Forderung der Angewandten Forschung eV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE4201910A external-priority patent/DE4201910C2/de
Application filed by Fraunhofer Gesellschaft zur Forderung der Angewandten Forschung eV filed Critical Fraunhofer Gesellschaft zur Forderung der Angewandten Forschung eV
Publication of EP0614573A1 publication Critical patent/EP0614573A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/764—Air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76275—Vertical isolation by bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76289—Lateral isolation by air gap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0661—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body specially adapted for altering the breakdown voltage by removing semiconductor material at, or in the neighbourhood of, a reverse biased junction, e.g. by bevelling, moat etching, depletion etching

Definitions

  • the present invention relates to a method for producing an integrated power circuit with a vertical power component and a control circuit for driving the vertical power component. Furthermore, the present invention relates to a method for producing an integrated power circuit with at least two vertical power components.
  • Integrated circuits with a power component and a control circuit for driving the power component have been known as "intelligent power semiconductor circuits 11" to the person skilled in the art under the term “smart power” for several years.
  • JP Mille A very high voltage technology (up to 1200 V) for vertical smart power ICs, Proceedings of the Symposium on High Voltage and Smart Power ICs, volume 89-15, pages 517 to 525, 1989; and K.Owyang, functional integration for power components, microelectronics, 4: 252- 254, 1990.
  • the power component is usually isolated from the control circuit by a pn junction.
  • latch-up there is a risk of so-called "latch-up".
  • a fundamental disadvantage of SOI technology is that an undesirable control effect of the substrate cannot be avoided.
  • the substrate acts via the buried insulator like a second gate electrode on transistors that are integrated in the film. If potential differences occur between the substrate and the film, this can lead to threshold voltage shifts and to changes in the switching state of the transistors, as described in the following specialist publication: K. Yallup, B. Lanc and S. Edwards, Back gate effects in thick film SOI CMOS devices, IEEE International SOI Conference, pages 48 to 49, 1991.
  • a method for producing an isolated, single-crystalline silicon island is already known from WO 91/13463, which is insulated from the underlying substrate by a buried silicon dioxide layer and by trenches in the lateral direction.
  • a gas sensor element is integrated within the silicon island.
  • EP-0150827A2 Semiconductor structures are known from EP-0150827A2 and from EP-0444370A1, in which a part of the semiconductor material is removed by an anisotropic etching process.
  • this anisotropic etching process is used to structure a pressure sensor with a silicon membrane.
  • EP-0444370A1 discloses the production of a buried dielectric layer by means of wafer bonding, which serves as an etching stop layer for producing the recess by the anisotropic etching process. Neither of these two documents deals with the production of vertical power components.
  • the present invention is based on the object of specifying a method for producing an integrated circuit with a vertical power component and a control circuit, by means of which influences of switching operations of the vertical power component on the control circuit are avoided.
  • the invention is based on the above-
  • the prior art is based on the object of specifying a method for producing an integrated circuit with at least two vertical power components, in which influences of switching operations of a vertical power component on another vertical power component are avoided.
  • FIG. 1 shows a cross-sectional illustration of a first embodiment of an integrated power circuit with vertical power components and a control circuit
  • FIG. 2 shows a cross-sectional illustration of a second embodiment of an integrated power circuit with vertical power components and a control circuit
  • FIG. 3 shows a plan view of a third embodiment of an integrated power circuit according to the invention in the form of a monolithically integrated full-bridge circuit
  • FIG. 4 shows a cross-sectional illustration of a fourth embodiment of the integrated power circuit according to the invention with two vertical power components
  • FIG. 5 shows a cross-sectional illustration of a fifth embodiment of an integrated power circuit with a vertical power component and one Control circuit.
  • an integrated power circuit which is denoted in its entirety by reference number 1, comprises two vertical power components 2, 3 and a control circuit 4 arranged between the vertical power components 2, 3.
  • the vertical power components 2, 3 are implemented as vertical n-channel IGBTs.
  • Each vertical n-channel IGBT 2, 3 comprises a source 5, a gate 6 above an n "epitaxial layer 7, which in turn is arranged on a p + substrate 8, which serves as a drain.
  • the control circuit 4, which is shown in FIG ⁇ th embodiment has an NMOS transistor 9 and a PMOS transistor 10, is located above a rear etching recess 11 and is delimited from the etching recess 11 by an etching stop layer 12.
  • the control circuit 4 is in the lateral direction with respect to the vertical n-channel IGBTs 2, 3 isolated by a LOCOS insulation 13.
  • a low-doped n "layer 7 is epitaxially grown on the p + substrate 8.
  • Oxygen is locally implanted in the epitaxial layer 7 in order to produce the etching stop layer 12.
  • This oxygen implantation step is optionally followed by a high-temperature step in order to avoid crystal defects generated by the oxygen implantation to heal.
  • field rings as edge structures of the vertical power components 2, 3 are generated in an additional process step of the standard CMOS process. Since the structures of the vertical power components 2, 3 are bevelled on both sides on the back, field rings can be omitted in this embodiment, since the edge closure is brought about by this so-called "beveling".
  • the field rings 14 as edge structures of the power units are produced in the embodiment according to FIG. 2 by boron implantation and subsequent out-diffusion.
  • a protective layer is applied to the front of the wafer, while the back is masked and the mask structure in the area of the etching stop layer 12 is opened using a conventional photolithographic technique.
  • the mask is also removed in the region of the outer edges of the vertical power components 2, 3.
  • the substrate is then etched to produce the etching recess 11 on the rear side and to form the bevels 14, whereupon the mask is removed.
  • the buried etch stop layer 12 is separated by a SIMOX process (separation by IMplanted OXygen).
  • buried dielectrics can also be produced as an etch stop layer using other SOI technologies (silicone-on-insulator).
  • SOI technologies silicon-on-insulator
  • the wafer bonding method is mentioned for this purpose, which is described in the following technical publication: WP Maszara, Silicon-On-Insualtor by Wafer-Bonding: A review, J. Electrochem. Soc, 138: 341, 1991.
  • SOI technology is also suitable as SOI technology, which is described in the following specialist publication: A. Nakagawa, Impact of dielectric isolation technology on power ICs, ISPSD, pages 16 to 21, 1991
  • the etch stop layer 12 can be formed by a pn junction or by high-dose implantation of boron or carbon.
  • etch stop layer 12 In deviation from this, it is also possible to use an epitaxial silicon germanium layer as the etch stop layer 12 and, in the case of electrochemical methods, a pn junction as an etch stop.
  • the thickness of the semiconductor membrane on which the control circuit 4 is formed can be adjusted as desired on the one hand via the depth of the buried etch stop layer 12 and on the other hand by means of an additional epitaxial layer.
  • Lateral isolation of the silicon film on which the control circuit 4 is formed is not only possible with LOCOS.
  • dielectric isolation using a trench or isolation using a blocked pn junction can also be effected.
  • a vertical power component 2, 3 is not only the IGBT described, but any other vertical power component can be used without restriction. This includes unipolar and bipolar components, such as DMOS transistors and thyristors. In deviation from the structures shown, inverse doping can also be used in each case. The maximum reverse voltage of the vertical power components is not restricted by the technology according to the invention.
  • CMOS control circuit 4 In addition to the CMOS control circuit 4 shown in the exemplary embodiment, other circuit technologies can also be implemented, such as NMOS circuits or bipolar circuits, which can also contain lateral high-voltage transistors and sensors.
  • the etching recess 11 on the back can be filled in order to increase the mechanical stability or to change the electrical properties.
  • insulating materials such as polyimides can be used here.
  • P.Guillotte and T. Martiska, Polyimide solves chip isolation problems. Semiconductor International, 14 (5): 146-148, 1991.
  • the edge termination of the power component does not necessarily have to take place by means of a field ring structure, as is shown in FIG. 2.
  • Other edge structures can also be used.
  • additional edge structures can be dispensed with entirely, since in this case the potential profile is reduced by the beveled Edges changes so that the surface field strength in the edge areas can be reduced.
  • control circuit 4 is enclosed by the vertical power devices 2, 3. However, it is also possible to position the control circuit outside the vertical power components. As shown in FIG. 3, by combining several such structures on a chip, for example, a complete, compact bridge circuit can be generated, which in the example shown there in plan view comprises four power transistors 15, 16, 17, 18, each with Edge structures 22 are provided, which are controlled by control circuits 23 arranged in the interspaces. The control circuits are enclosed by an etch stop layer 24.
  • FIG. 4 shows a further embodiment of an integrated power circuit 1 according to the invention, which comprises vertical power components 2, 3, but no control circuit is provided.
  • Reference numerals corresponding to the reference numerals of previous figures denote identical or similar parts, so that a renewed explanation can be omitted.
  • this integrated power circuit 1 with the at least two vertical power components 2, 3, the process steps for producing the vertical power components 2, 3 are first carried out, whereupon a lateral insulation layer 13 is produced between these vertical power components 2, 3.
  • This insulation layer 13 can consist either of thermal oxide or of CVD oxide.
  • a front protective layer and a rear mask layer (not shown in each case) are then applied, whereupon the rear mask layer is structured photolithographically in order to define a recess in the mask layer below the insulation layer 13.
  • the substrate is then etched on the back until the lateral is reached Insulation layer 13.
  • the power component shown on the right in the figure is a p-channel IGBT with an n + substrate 20, which forms the drain electrode, a p "drift path 21, an insulated gate 22 and a source electrode 23.
  • the left-hand ver ⁇ tical power component 3 is an n-channel HVDM ⁇ S-Transi ⁇ stor, which also has the n + substrate 20 as a drain electrode and further comprises an n'-drift path 24, a gate electrode 25 and a source electrode 26 .
  • the power components 2, 3 can also include control circuits which are arranged in the substrate material in the previously customary manner by means of SIMOX technology.
  • the etch stop is formed by the implanted oxide layer, which then only serves to separate the power parts. As a result, the etching stop can be designed with small geometric dimensions.
  • the method described last for producing an integrated power circuit with two vertical power components can be modified in such a way that a power component can be modified by a control circuit is replaced.
  • the result is a method for producing an integrated power circuit 1 with a vertical power component 2, 3 and a control circuit 4 for controlling the vertical power component 2, 3, with the following method steps: performing process steps for producing the vertical power component 2, 3 and the control circuit 4; Generate a lateral isola- tion layer 13 between the vertical power device 2, 3 and the control circuit 4; Applying a front protective layer; photolithographic production of a rear mask layer with a recess below the lateral insulation layer 13; and back-etching the substrate.
  • the power component shown on the left is an HVDMOS transistor 2 with an n + substrate 30, which forms the drain electrode, an n ⁇ drift path 31, a gate 32 and a source electrode 33.
  • the CMOS control circuit 4 shown on the right-hand side comprises an NMOS transistor 35, which lies within a p-well 36, and a PMOS transistor 37. These transistors 36, 37 lie above the n "epitaxial layer 31, which is on the n + -
  • the substrate 30 is located, as already explained, the power component 2 and the control circuit 4 are separated from one another by the insulation layer 13 formed by a thermal silicon oxide, below which the etching recess 11 on the rear side lies, and here too the control circuit 4 is influenced excluded by the power component 2.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Element Separation (AREA)

Abstract

Un circuit intégré de puissance (1) comprend soit un composant vertical de puissance (2, 3) et un circuit (4) de commande du composant vertical de puissance (2, 3), soit uniquement des composants verticaux de puissance (2, 3). Afin d'éviter que les processus de commutation du composant vertical de puissance (2, 3) n'exercent des influences indésirables sur le circuit de commande (4), on applique pendant la fabrication du circuit intégré de puissance (1) une couche d'arrêt de gravure (12) sous la zone semiconductrice dans laquelle le circuit de commande (4) sera formé, puis on produit le circuit de commande (4) et le composant vertical de puissance (2, 3) selon des étapes usuelles de fabrication. On applique ensuite sur la galette une couche antérieure de protection et une couche postérieure de masquage. Après avoir structuré le masque afin de créer une ouverture au-dessous de la couche d'arrêt de gravure (12), on grave par attaque la face postérieure du substrat jusqu'à ce qu'on atteigne la couche d'arrêt de gravure (12). Selon un autre mode de réalisation, après avoir effectué les étapes de fabrication des composants verticaux de puissance (2, 3) et après avoir appliqué une couche latérale isolante (13) entre les composants verticaux de puissance, on applique une couche antérieure de protection et une couche postérieure de masquage, puis on crée dans la couche postérieure de masquage un évidement situé au-dessous de la couche latérale isolante, à travers lequel on grave par attaque la face postérieure du substrat jusqu'à ce qu'on atteigne la couche latérale isolante.
EP92923661A 1991-11-29 1992-11-12 Procede de fabrication d'un circuit integre de puissance ayant un composant vertical de puissance Withdrawn EP0614573A1 (fr)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
DE4139394 1991-11-29
DE4139394 1991-11-29
DE4201910A DE4201910C2 (de) 1991-11-29 1992-01-24 Verfahren zum Herstellen einer Halbleiterstruktur für eine integrierte Leistungsschaltung mit einem vertikalen Leistungsbauelement
DE4201910 1992-01-24
PCT/DE1992/000955 WO1993011561A1 (fr) 1991-11-29 1992-11-12 Procede de fabrication d'un circuit integre de puissance ayant un composant vertical de puissance

Publications (1)

Publication Number Publication Date
EP0614573A1 true EP0614573A1 (fr) 1994-09-14

Family

ID=25909623

Family Applications (1)

Application Number Title Priority Date Filing Date
EP92923661A Withdrawn EP0614573A1 (fr) 1991-11-29 1992-11-12 Procede de fabrication d'un circuit integre de puissance ayant un composant vertical de puissance

Country Status (2)

Country Link
EP (1) EP0614573A1 (fr)
WO (1) WO1993011561A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4204004A1 (de) * 1992-02-12 1993-08-19 Daimler Benz Ag Verfahren zur herstellung einer halbleiterstruktur mit vertikalen und lateralen halbleiterbauelementen und nach dem verfahren hergestellte halbleiterstruktur

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3591465A (en) * 1969-09-15 1971-07-06 Us Navy Selective silicon groove etching using a tantalum oxide mask formed at room temperatures
DE2432544C3 (de) * 1974-07-04 1978-11-23 Siemens Ag, 1000 Berlin Und 8000 Muenchen Als Halbleiterschaltung ausgebildetes Bauelement mit einem dielektrischen Träger sowie Verfahren zu seiner Herstellung
FR2656738B1 (fr) * 1989-12-29 1995-03-17 Telemecanique Procede pour fabriquer un dispositif semiconducteur, dispositif et composant semiconducteur obtenus par le procede.

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO9311561A1 *

Also Published As

Publication number Publication date
WO1993011561A1 (fr) 1993-06-10

Similar Documents

Publication Publication Date Title
DE69925078T2 (de) SOI-Transistor mit einem Substrat-Kontakt und Verfahren zu dessen Herstellung
DE102006045214B4 (de) Halbleitervorrichtung mit einem LDMOS-Transistor und Verfahren zur Herstellung derselben
DE69931890T2 (de) Integrierter Leistungsschaltkreis mit vertikalem Stromfluss und dessen Herstellungsverfahren
DE69936487T2 (de) SOI-Halbleiteranordnung und Verfahren zur Herstellung
DE19919955A1 (de) Halbleitervorrichtung mit hoher Spannungsfestigkeit
DE102012205742B4 (de) Vertikale Halbleiteranordnung und Verfahren zur Herstellung
DE19808514A1 (de) Halbleiterbauteil sowie Verfahren zu seiner Herstellung
DE2754229A1 (de) Leistungsbauelement vom mosfet-typ und zugehoeriges herstellungsverfahren
DE19900313A1 (de) Halbleitervorrichtung und Herstellungsverfahren einer Halbleitervorrichtung
DE102006015076A1 (de) Halbleiterbauelement mit SOI-Transistoren und Vollsubstrattransistoren und ein Verfahren zur Herstellung
DE10300577B4 (de) Halbleiterbauelement mit vertikalem Leistungsbauelement aufweisend einen Trenngraben und Verfahren zu dessen Herstellung
DE10119411B4 (de) Selbstausrichtender Double-Gate-Mosfet mit separaten Gates und ein Verfahren zu dessen Herstellung
DE112018003459T5 (de) Halbleitervorrichtung und verfahren zum herstellen derselben
DE102014203629A1 (de) Integrierte Silizium-auf-Isolator-Schaltkreise mit lokaler Oxidation von Silizium und Verfahren zu ihrer Herstellung
DE19653219A1 (de) Halbleiterbauelement und Herstellungsverfahren dafür
DE4201910C2 (de) Verfahren zum Herstellen einer Halbleiterstruktur für eine integrierte Leistungsschaltung mit einem vertikalen Leistungsbauelement
DE112013002260B4 (de) Herstellungsverfahren einer integrierten Schaltung
EP0614573A1 (fr) Procede de fabrication d'un circuit integre de puissance ayant un composant vertical de puissance
EP0517727B1 (fr) Procede de production d'un ilot de silicium monocristallin isole
DE4042334C2 (de) Verfahren zum Erzeugen einer isolierten, einkristallinen Siliziuminsel
DE102008050298A1 (de) Halbleiterbauelement und Verfahren zu seiner Herstellung
DE102012003747B4 (de) Ein Verfahren zur Herstellung eines Halbleiterbauelements
DE102019101304A1 (de) Leistungshalbleitervorrichtung und Verfahren zum Bilden einer Leistungshalbleitervorrichtung
DE4127925C2 (de) Verfahren zum Erzeugen einer isolierten, einkristallinen Siliziuminsel
DE4423067C2 (de) Verfahren zum Herstellen eines isolierten Halbleitersubstrats

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19940429

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT

17Q First examination report despatched

Effective date: 19960126

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19970515