EP0591342B1 - Basic cell architecture for mask programmable gate array - Google Patents
Basic cell architecture for mask programmable gate array Download PDFInfo
- Publication number
- EP0591342B1 EP0591342B1 EP92913556A EP92913556A EP0591342B1 EP 0591342 B1 EP0591342 B1 EP 0591342B1 EP 92913556 A EP92913556 A EP 92913556A EP 92913556 A EP92913556 A EP 92913556A EP 0591342 B1 EP0591342 B1 EP 0591342B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- transistors
- channel mos
- channel
- size
- gate array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000009792 diffusion process Methods 0.000 claims description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 5
- 229920005591 polysilicon Polymers 0.000 claims description 5
- 239000002019 doping agent Substances 0.000 claims 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract description 4
- 239000002184 metal Substances 0.000 abstract description 4
- 229910052710 silicon Inorganic materials 0.000 abstract description 4
- 239000010703 silicon Substances 0.000 abstract description 4
- 230000015572 biosynthetic process Effects 0.000 abstract description 2
- 239000000872 buffer Substances 0.000 description 4
- 238000003491 array Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11896—Masterslice integrated circuits using combined field effect/bipolar technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11803—Masterslice integrated circuits using field effect technology
- H01L27/11807—CMOS gate arrays
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
- H03K19/09448—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET in combination with bipolar transistors [BIMOS]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
- H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
Definitions
- This invention relates to integrated circuits and in particular to Application Specific Integrated Circuits, which include programmable gate arrays.
- a programmable gate array may be metal mask programmable, electrically programmable, or laser programmable.
- the silicon die containing the unconnected transistors is called a master slice or master image.
- a user who wishes to customize a master slice uses well-known software programs and predefined logic circuit configurations (macrocells) contained in a macrocell library to selectively interconnect the transistors within the gate array to provide an ASIC.
- US-A-4 816 887 discloses a device comprising a couple of p-channel transistors and a couple of n-channel transistors.
- each cell is comprised of a plurality of unconnected components.
- each cell there is a variety of types of components in each cell to enable a designer of the macrocells to create various kinds of logic circuits within each cell or by using a combination of cells.
- each cell should contain an optimum number and variety of components so that the designer may create a wide variety of macrocells using the shortest interconnect wire lengths, using a minimum amount of die area, and using other techniques for achieving high performance for each macrocell.
- CMOS transistors frequently comprise the components of a cell due to the low power consumption of a CMOS device, where an N-channel and a P-channel MOSFET are connected in series between a power supply terminal and ground. Because the gates of these CMOS transistors are made common, one transistor will be off while the other transistor will be on, thus avoiding a low impedance path between the power supply terminal and ground.
- CMOS transistors may be used as building blocks to create a wide variety of macrocells.
- a conventional CMOS gate array cell is shown in Fig. 1 and comprises a number of equal size N-channel transistors 2 and a number of equal size P-channel transistors 4.
- Such a cell is inefficient at implementing memory elements such as D-type flip flops and SRAM cells, and its output drive capability is very limited.
- the transistor sizes typically used in such prior art cells are unnecessarily large for driving nets with a low fanout of, for example, one or two and are insufficient for driving nets with a high fanout exceeding, for example, five.
- Consequences of using unnecessarily large transistor sizes for driving low fanouts are that the relatively large input capacitances for the logic macrocells result in unnecessarily high dynamic power dissipation and also unnecessarily high loading on clock nets.
- CMOS gate array cells with N-channel transistors of two different sizes have been used.
- the smaller size N-channel transistors are typically less than one third the size of the larger size N-channel transistors.
- These prior art cells may also incorporate small size P-channel transistors to perform various functions.
- the large transistors are still unnecessarily large for driving low fanout nets and inadequate for driving high fanout nets, while the small transistors are inadequate for driving almost all nets.
- two or more macrocells must be connected in parallel or separate buffers must be introduced.
- CMOS cell structure for use in a metal mask programmable gate array, such as a sea-of-gates type gate array, is disclosed herein.
- a basic cell in accordance with one embodiment of the invention, three or more sizes of N-channel transistors and three or more sizes of P-channel transistors are used.
- the larger size transistors are incorporated in a drive section of a cell, while the smaller size transistors are incorporated in a compute section of a cell.
- the larger size transistors may be used for driving high fanout nets and even used to perform logic functions, while the smaller transistors may be used to implement SRAM cells and logic functions and for driving low fanout nets.
- the particular transistors in the compute and drive sections, and the arrangements of the transistors in the compute and drive sections, provide a highly efficient use of silicon real estate while enabling the formation of a wide variety of macrocells to be formed.
- a single mask programmable gate array cell contains one or more compute sections 6, 8, 10 and may contain a drive sections 12 or share a drive section with another cell.
- the mask programmable gate array cell shown in Fig. 2 comprises N-channel transistors of three different sizes and P-channel transistors of three different sizes.
- the largest N-channel transistors 14, 15 and the largest P-channel transistors 16, 17 are located in drive section 12 and have channel widths larger than any transistors in compute sections 6, 8, 10.
- the medium size P-channel transistors 18-23 and medium size N-channel transistors 24-29 are approximately half the size of the large P and N-channel transistors 14-17.
- the small N-channel transistors 30-35 are between approximately one-half and one-third the size of the P and N-channel medium size transistors 18-29, and the small P-channel transistors 36-41 are smaller than the small N-channel transistors 30-35.
- the particular channel widths and lengths (W/L) used in the preferred embodiment are illustrated in Fig. 2.
- Each compute section 6, 8, 10 is preferably identical.
- the preferred embodiment of the cell shown in Fig. 2 comprises three compute sections 6, 8, 10 and one drive section 12, but any number of compute sections and drive sections may be placed adjacent to one another to form a single cell.
- a single compute section 6, 8, or 10 comprises two medium size N-channel transistors (e.g., 24, 25), two small N-channel transistors (e.g., 30, 31), two medium size P-channel transistors (e.g. 18, 19), and two small P-channel transistors (e.g., 36, 37).
- the small and medium size transistors in two compute sections may be used to implement two, six-transistor SRAM cells, one of which is shown in Fig. 3a.
- the small P-channel transistors 36, 37 are used as pull-up transistors in CMOS inverters 50 and 52, while the medium N-channel transistors 24, 25 are used as pull-down transistors in inverters 50 and 52.
- Fig. 3b which shows CMOS inverter 50 or 52.
- Small N-channel transistors 30, 31 are used as pass transistors in the SRAM of Fig. 3a.
- the D-flip flop of Fig. 4 may be constructed using the complete cell of Fig. 2, having three compute sections. Each of the inverters is formed using a medium P-channel transistor (or a medium in parallel with a small P-channel transistor) and a medium N-channel transistor. Other transistors used in Fig. 4 are shown with their relative sizes.
- Macrocells for driving low fanout nets may be implemented using only medium and small size transistors, such as the NAND gate of Fig. 5, using only a single compute section.
- N-channel transistors 60, 62 are medium size.
- Small and medium size P-channel transistors 64, 66 are connected in parallel for additional drive capability.
- Macrocells for driving medium fanout nets may additionally use the large N and P-channel transistors residing in the drive section as logic devices, such as large N and P-channel transistors 70 and 72, respectively, illustrated in the four-input AND gate of Fig. 6.
- the transistors in two or more drive sections may be paralleled as shown in Fig. 7 where transistors 74-77 are large transistors.
- each of the compute sections of a cell make highly efficient use of silicon real estate.
- the use of such transistors reduces the input capacitive loading of the macrocells as compared to a conventional gate array. This is especially beneficial for reducing dynamic power dissipation and loading on clock nets.
- the polysilicon and diffusion connections between the devices in each compute section of a cell are chosen to ensure routability between transistors within one or more cells to form macrocells. This is important since the transistor sizes in the compute sections are significantly smaller than in a conventional gate array cell, which makes interconnections between the transistors in a cell more difficult.
- the choice of the number of compute sections for a cell to the number of drive sections for the cell should be selected to optimize the density of useable gates (i.e., the number of gates per unit area).
- a low ratio of compute-to-drive sections has the advantage of high drive, but wastes area when implementing large macrocells such as D-flip flops and macrocells with low drive requirements such as SRAM cells.
- a high ratio of compute-to-drive sections although more efficient for implementing low drive macrocells and D-flip flops, will result in inefficient implementation of small macrocells (e.g., those having two input gates) and high drive macrocells.
- the optimal ratio of compute sections-to-drive sections for a cell depends on the statistics of macrocell usage in the target designs and on the method of logic mapping.
- Fig. 8a shows a uniform master image with three compute sections (e.g., 80, 81, 82) being associated with one drive section (e.g., 83), and Fig.
- 8b shows a non-uniform master image with either four compute sections (e.g., 84-87) or two compute sections (e.g., 88, 89) associated with a single drive section (e.g., 90 or 91, respectively).
- FIG. 9 A preferred layout for each of the compute sections shown in Fig. 2 is shown in Fig. 9.
- the transistors are labelled to coincide with the transistors in compute section 6 in Fig. 2.
- a single polysilicon gate 100 is used for controlling transistors 18, 36, and 24 and a single polysilicon gate 102 is used for controlling transistors 19, 37, and 25.
- Separate gates 104 and 106 control N-channel transistors 30 and 31 so that these transistors may be operated independently, such as the pass transistors 30 and 31 used in the SRAM of Fig. 3.
- the N and P type source/drain diffusions for the various transistors are shown as the shaded areas in Fig. 9.
- the center diffusion for the medium and small P-channel transistors are made common by diffused P-type connector portion 110.
- Fig. 9 may be formed using well known and conventional techniques.
- BiNMOS-type drive which is not covered by the present invention may be added to the output of macrocells which results in significant performance improvement.
- Figs. 10a-10c illustrate three examples of drive sections which are not covered by the present invention.
- FIG. 11 A basic cell described in this specification is shown in Fig. 11 essentially comprising one or more compute sections containing small and medium size transistors and one or more drive sections containing large size MOSFET(s) and bipolar transistors.
- Fig. 12 shows an ASIC 120 which contains array 124 comprised of cells, such as the cell of Figs. 2, 8, and 11, which may or may not be metallized.
- array 124 comprised of cells, such as the cell of Figs. 2, 8, and 11, which may or may not be metallized.
- the area of the chip outside of array 124 may contain other circuitry connected to interact with array 124.
- ASIC 120 may also contain a plurality of arrays 124.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
- This invention relates to integrated circuits and in particular to Application Specific Integrated Circuits, which include programmable gate arrays.
- Programmable gate arrays, sometimes containing over one million transistors, are frequently used to create economical Application Specific Integrated Circuits (ASIC). A programmable gate array may be metal mask programmable, electrically programmable, or laser programmable. In a mask programmable gate array, the silicon die containing the unconnected transistors is called a master slice or master image. A user who wishes to customize a master slice uses well-known software programs and predefined logic circuit configurations (macrocells) contained in a macrocell library to selectively interconnect the transistors within the gate array to provide an ASIC.
- US-A-4 816 887 discloses a device comprising a couple of p-channel transistors and a couple of n-channel transistors.
- In one type of metal mask programmable gate array, an array of cells is formed on a chip wherein each cell is comprised of a plurality of unconnected components. In a typical arrangement, there is a variety of types of components in each cell to enable a designer of the macrocells to create various kinds of logic circuits within each cell or by using a combination of cells. Ideally, each cell should contain an optimum number and variety of components so that the designer may create a wide variety of macrocells using the shortest interconnect wire lengths, using a minimum amount of die area, and using other techniques for achieving high performance for each macrocell.
- In a programmable gate array structure, CMOS transistors frequently comprise the components of a cell due to the low power consumption of a CMOS device, where an N-channel and a P-channel MOSFET are connected in series between a power supply terminal and ground. Because the gates of these CMOS transistors are made common, one transistor will be off while the other transistor will be on, thus avoiding a low impedance path between the power supply terminal and ground. These CMOS transistors may be used as building blocks to create a wide variety of macrocells.
- A conventional CMOS gate array cell is shown in Fig. 1 and comprises a number of equal size N-
channel transistors 2 and a number of equal size P-channel transistors 4. Such a cell is inefficient at implementing memory elements such as D-type flip flops and SRAM cells, and its output drive capability is very limited. The transistor sizes typically used in such prior art cells are unnecessarily large for driving nets with a low fanout of, for example, one or two and are insufficient for driving nets with a high fanout exceeding, for example, five. Consequences of using unnecessarily large transistor sizes for driving low fanouts are that the relatively large input capacitances for the logic macrocells result in unnecessarily high dynamic power dissipation and also unnecessarily high loading on clock nets. - Since the typical transistors are too small to adequately drive a fanout exceeding five, two or more macrocells must be connected in parallel, or separate buffers must be introduced in the design. These large resulting macrocells give rise to inefficient chip area utilization and an increase in interconnect length.
- Also in the prior art, to improve the efficiency of implementing SRAM cells, CMOS gate array cells with N-channel transistors of two different sizes have been used. The smaller size N-channel transistors are typically less than one third the size of the larger size N-channel transistors. These prior art cells may also incorporate small size P-channel transistors to perform various functions. However, in such cells, the large transistors are still unnecessarily large for driving low fanout nets and inadequate for driving high fanout nets, while the small transistors are inadequate for driving almost all nets. Generally, for these prior art devices to drive high fanout nets, two or more macrocells must be connected in parallel or separate buffers must be introduced.
- In the prior art, since the small size transistors used in SRAMs are typically not used for implementing logic macrocells, such as D-flip flops, these logic macrocells are area inefficient. Moreover, the input capacitance for the macrocells is generally unnecessarily high.
- According to the present invention, there is provided a mask programmable cell prior to programming as defined in
claim 1. - Thus, a highly efficient CMOS cell structure for use in a metal mask programmable gate array, such as a sea-of-gates type gate array, is disclosed herein. In a basic cell, in accordance with one embodiment of the invention, three or more sizes of N-channel transistors and three or more sizes of P-channel transistors are used. The larger size transistors are incorporated in a drive section of a cell, while the smaller size transistors are incorporated in a compute section of a cell. The larger size transistors may be used for driving high fanout nets and even used to perform logic functions, while the smaller transistors may be used to implement SRAM cells and logic functions and for driving low fanout nets.
- The particular transistors in the compute and drive sections, and the arrangements of the transistors in the compute and drive sections, provide a highly efficient use of silicon real estate while enabling the formation of a wide variety of macrocells to be formed.
- The invention will now be described, by way of example, with reference to the accompanying drawings, in which:
- Fig 1 shows a basic prior art cell;
- Fig 2 shows a basic cell schematic for a preferred embodiment cell in a mask programmable sea-of-gates structure;
- Figs 3a and 3b illustrate an SRAM built using a single compute section of the cell of Fig 2;
- Figs 4-7 show various logic circuits or macrocells which may be implemented with the cell structure and array layout shown in Figs 2 and 8;
- Figs 8a and 8b illustrate sample tiling of the compute and drive sections in a mask programmable sea of gates structure;
- Fig 9 shows a preferred layout for a single compute section in the basic cell structure of Fig 2;
- Figs 10a-10c illustrate drive sections not covered by the present invention which may be used in conjunction with the compute sections;
- Fig 11 illustrates a basic cell in accordance with the invention;
- Fig 12 illustrates an ASIC device incorporating a gate array.
-
- The preferred embodiment of the invention is illustrated in Fig 2, where a single mask programmable gate array cell contains one or
more compute sections drive sections 12 or share a drive section with another cell. The mask programmable gate array cell shown in Fig. 2 comprises N-channel transistors of three different sizes and P-channel transistors of three different sizes. The largest N-channel transistors channel transistors drive section 12 and have channel widths larger than any transistors incompute sections compute section - The preferred embodiment of the cell shown in Fig. 2 comprises three
compute sections drive section 12, but any number of compute sections and drive sections may be placed adjacent to one another to form a single cell. Asingle compute section - The small and medium size transistors in two compute sections may be used to implement two, six-transistor SRAM cells, one of which is shown in Fig. 3a. In Fig. 3a, the small P-
channel transistors CMOS inverters channel transistors inverters CMOS inverter channel transistors - The D-flip flop of Fig. 4 may be constructed using the complete cell of Fig. 2, having three compute sections. Each of the inverters is formed using a medium P-channel transistor (or a medium in parallel with a small P-channel transistor) and a medium N-channel transistor. Other transistors used in Fig. 4 are shown with their relative sizes.
- Macrocells for driving low fanout nets (e.g., one to two nets) may be implemented using only medium and small size transistors, such as the NAND gate of Fig. 5, using only a single compute section. In Fig. 5, serially connected N-
channel transistors channel transistors - Macrocells for driving medium fanout nets (e.g., three to five) may additionally use the large N and P-channel transistors residing in the drive section as logic devices, such as large N and P-
channel transistors - For driving large fanout nets (e.g., greater than five nets), the transistors in two or more drive sections may be paralleled as shown in Fig. 7 where transistors 74-77 are large transistors.
- As seen, the particular devices contained in each of the compute sections of a cell make highly efficient use of silicon real estate. In addition to the significant area savings achieved using the small and medium size transistors to implement logic macrocells, the use of such transistors reduces the input capacitive loading of the macrocells as compared to a conventional gate array. This is especially beneficial for reducing dynamic power dissipation and loading on clock nets.
- The polysilicon and diffusion connections between the devices in each compute section of a cell are chosen to ensure routability between transistors within one or more cells to form macrocells. This is important since the transistor sizes in the compute sections are significantly smaller than in a conventional gate array cell, which makes interconnections between the transistors in a cell more difficult.
- The choice of the number of compute sections for a cell to the number of drive sections for the cell should be selected to optimize the density of useable gates (i.e., the number of gates per unit area). A low ratio of compute-to-drive sections has the advantage of high drive, but wastes area when implementing large macrocells such as D-flip flops and macrocells with low drive requirements such as SRAM cells. On the other hand, a high ratio of compute-to-drive sections, although more efficient for implementing low drive macrocells and D-flip flops, will result in inefficient implementation of small macrocells (e.g., those having two input gates) and high drive macrocells. The optimal ratio of compute sections-to-drive sections for a cell depends on the statistics of macrocell usage in the target designs and on the method of logic mapping.
- Using an experimental approach, I have determined that a ratio of three compute sections for each drive section, as shown in Fig. 2, appears to achieve the best area utilization. The optimal ratio would, however, change if the macrocell usage statistics of the target designs change. In fact, it may be beneficial to use more than one ratio in the same master image. This is illustrated in Figs. 8a and 8b, where Fig. 8a shows a uniform master image with three compute sections (e.g., 80, 81, 82) being associated with one drive section (e.g., 83), and Fig. 8b shows a non-uniform master image with either four compute sections (e.g., 84-87) or two compute sections (e.g., 88, 89) associated with a single drive section (e.g., 90 or 91, respectively).
- A preferred layout for each of the compute sections shown in Fig. 2 is shown in Fig. 9. In Fig. 9, the transistors are labelled to coincide with the transistors in
compute section 6 in Fig. 2. As seen from Fig. 9, asingle polysilicon gate 100 is used for controllingtransistors single polysilicon gate 102 is used for controllingtransistors Separate gates channel transistors pass transistors type connector portion 110. - The structure of Fig. 9 may be formed using well known and conventional techniques.
- By replacing the large P-channel transistors in
drive section 12 of Fig. 2 with an NPN bipolar transistor, a BiNMOS-type drive which is not covered by the present invention may be added to the output of macrocells which results in significant performance improvement. - Other drive sections such as one containing two NPN bipolar devices for implementing a full BiCMOS buffer, or a drive section containing one NPN and one PNP bipolar transistor for implementing a complementary BiCMOS buffer, may be used with the disclosed compute sections. Figs. 10a-10c illustrate three examples of drive sections which are not covered by the present invention.
- A basic cell described in this specification is shown in Fig. 11 essentially comprising one or more compute sections containing small and medium size transistors and one or more drive sections containing large size MOSFET(s) and bipolar transistors.
- Fig. 12 shows an
ASIC 120 which containsarray 124 comprised of cells, such as the cell of Figs. 2, 8, and 11, which may or may not be metallized. In this ASIC, the area of the chip outside ofarray 124 may contain other circuitry connected to interact witharray 124.ASIC 120 may also contain a plurality ofarrays 124. - The main differences between the compute section described in this specification and the compute section primarily described in US-A-5,055,716, published after the priority date of the present application are: 1) the addition of a small size P-channel transistor in each compute section; 2) not requiring that the medium P-channel transistors have less current handling capability than the small N-channel transistor; 3) a reduction in the size of each compute section; and 4) the details of the polysilicon and diffusion preconnections.
- While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that changes and modifications may be made without departing from this invention and, therefore, the appended claims are to encompass within their scope also changes and modifications as forward in the scope of this invention.
Claims (14)
- A mask programmable gate array, comprising a basic cell prior to programming, said basic cell comprising:a compute section (6) or a plurality of substantially identical compute sections (6, 8, 10), the or each compute section being substantially rectangular and containing MOS transistors for being connected to other transistors; anda drive section (12) or a plurality of substantially identical drive sections, the or each drive section being substantially rectangular and comprising one or more large-size N-channel and one or more large-size P-channel MOS transistors having a channel width substantially larger than a channel width of any MOS transistors in the or each compute section, gates of the or each drive section MOS transistors being isolated from gates of the MOS transistors in the compute section or sections, the or each drive section MOS transistor being for connection to other transistors,wherein the cell comprises:two or more small size N-channel MOS transistors, where size corresponds to channel width, at least one small N-channel MOS transistor being located in the compute section;two or more medium size N-channel MOS transistors, at least two of the medium size N-channel MOS transistors sharing a common N-type diffused dopant region, at least one medium size N-channel MOS transistor being located in the compute section;two or more small size P-channel MOS transistors; andtwo or more medium size P-channel MOS transistors, at least two of the medium size P-channel MOS transistors sharing a common P-type diffused dopant region, at least one medium size P-channel MOS transistor being located in the compute section;gates of one or more of the small size N-channel MOS transistors being isolated from gates of the medium size N-channel MOS transistors, a gate of one or more of the medium size P-channel MOS transistors and a gate of one or more of the medium size N-channel MOS transistors being connected together by polysilicon prior to programming said cell.
- A mask programmable gate array as claimed in claim 1 wherein the medium size N-channel and P-channel MOS transistors are approximately equal to twice the size or greater than twice the size of the small size N-channel and P-channel MOS transistors, respectively.
- A mask programmable gate array as claimed in claim 1 or 2 wherein the one or more drive sections also include at least one bipolar transistor for providing pull-up drive capabilities.
- A mask programmable gate array as claimed in any one of the preceding claims wherein source regions of two or more medium size P-channel MOS transistors are connected by P-type diffusion.
- A mask programmable gate array as claimed in claim 1 wherein the or each drive section comprises a plurality of transistors for use as pull-up transistors in a single macrocell and a plurality of transistors for use as pull-down transistors in the single macrocell, the plurality of pull-up and pull down transistors being programmably connectable so as to provide the macrocell with a variety of output driving capabilities.
- A mask programmable gate array as claimed in claim 1, wherein the or each drive section comprises one or more transistors for use as pull-up transistors in a single macrocell and a plurality of transistors for use as pull-down transistors in the single macrocell, the plurality of pull-down transistors being programmably connectable so as to provide the macrocell with a variety of output driving capabilities.
- A mask programmable gate array as claimed in claim 1, wherein the or each drive section comprises a plurality of transistors for use as pull-up transistors in a single macrocell and one or more transistors for use as pull-down transistors in the single macrocell, the plurality of pull-up transistors being programmably connectable so as to provide the macrocell with a variety of output driving capabilities.
- A mask programmable gate array as claimed in any one of the preceding claims wherein the or each compute section contains said one or more small size P-channel MOS transistors.
- A mask programmable gate array as claimed in any one of the preceding claims wherein a gate of one of the small size P-channel MOS transistors in connected in common with a gate of one of the medium size P-channel MOS transistors.
- A mask programmable gate array as claimed in any preceding claim, wherein at least two of said small P-channel MOS transistors share a common P-type diffused dopant region.
- A mask programmable gate array as claimed in claim 8, 9 or 10, wherein the or each medium size P-channel MOS transistor has a channel width at least approximately twice the channel width of the small size P-channel MOS transistor or transistors, the or each medium size N-channel MOS transistor has a channel width at least approximately twice the channel width of the small size N-channel MOS transistor or transistors, and the or each small size P-channel MOS transistor has a channel width smaller than the small size N-channel MOS transistor or transistors.
- A mask programmable gate array as claimed in claim 1 as part of an array of cells wherein a drive section of a cell is directly adjacent to a drive section of an adjacent cell so that transistors within drive sections of two adjacent cells can be shared by the adjacent cells.
- A mask programmable gate array as claimed in any one of the preceding claims wherein said medium size P and N MOS channel transistors are approximately one half the size of said larger MOS transistors in said drive section.
- An application specific integrated circuit (ASIC) containing a mask programmable gate array as claimed in claims 1 to 7.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/717,140 US5289021A (en) | 1990-05-15 | 1991-06-18 | Basic cell architecture for mask programmable gate array with 3 or more size transistors |
US717140 | 1991-06-18 | ||
PCT/US1992/005003 WO1992022924A1 (en) | 1991-06-18 | 1992-06-11 | Basic cell architecture for mask programmable gate array |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0591342A4 EP0591342A4 (en) | 1994-03-18 |
EP0591342A1 EP0591342A1 (en) | 1994-04-13 |
EP0591342B1 true EP0591342B1 (en) | 2001-10-17 |
Family
ID=24880867
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP92913556A Expired - Lifetime EP0591342B1 (en) | 1991-06-18 | 1992-06-11 | Basic cell architecture for mask programmable gate array |
Country Status (7)
Country | Link |
---|---|
US (1) | US5289021A (en) |
EP (1) | EP0591342B1 (en) |
JP (1) | JPH06508480A (en) |
AU (1) | AU2238692A (en) |
DE (1) | DE69232136T2 (en) |
SG (1) | SG49705A1 (en) |
WO (1) | WO1992022924A1 (en) |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3266644B2 (en) * | 1991-04-08 | 2002-03-18 | テキサス インスツルメンツ インコーポレイテツド | Gate array device |
US5217915A (en) * | 1991-04-08 | 1993-06-08 | Texas Instruments Incorporated | Method of making gate array base cell |
JPH05243532A (en) * | 1991-11-01 | 1993-09-21 | Texas Instr Inc <Ti> | Gate array basic cell with a plurality of p-channel transistors |
US5452245A (en) * | 1993-09-07 | 1995-09-19 | Motorola, Inc. | Memory efficient gate array cell |
US5391943A (en) * | 1994-01-10 | 1995-02-21 | Mahant-Shetti; Shivaling S. | Gate array cell with predefined connection patterns |
IL109491A (en) * | 1994-05-01 | 1999-11-30 | Quick Tech Ltd | Customizable logic array device |
US5591995A (en) * | 1994-05-10 | 1997-01-07 | Texas Instruments, Incorporated | Base cell for BiCMOS and CMOS gate arrays |
JP2747223B2 (en) * | 1994-06-27 | 1998-05-06 | 日本電気アイシーマイコンシステム株式会社 | Semiconductor integrated circuit |
US5422581A (en) * | 1994-08-17 | 1995-06-06 | Texas Instruments Incorporated | Gate array cell with predefined connection patterns |
JP2912174B2 (en) * | 1994-12-27 | 1999-06-28 | 日本電気株式会社 | Library group and semiconductor integrated circuit using the same |
US5552721A (en) * | 1995-06-05 | 1996-09-03 | International Business Machines Corporation | Method and system for enhanced drive in programmmable gate arrays |
US5684412A (en) * | 1995-08-18 | 1997-11-04 | Chip Express (Israel) Ltd. | Cell forming part of a customizable logic array |
EP0762653A3 (en) * | 1995-08-18 | 1998-03-18 | Chip Express (Israel) Ltd. | A cell forming part of a customizable logic array |
US6097221A (en) | 1995-12-11 | 2000-08-01 | Kawasaki Steel Corporation | Semiconductor integrated circuit capable of realizing logic functions |
US5990502A (en) * | 1995-12-29 | 1999-11-23 | Lsi Logic Corporation | High density gate array cell architecture with metallization routing tracks having a variable pitch |
US5796128A (en) * | 1996-07-25 | 1998-08-18 | Translogic Technology, Inc. | Gate array with fully wired multiplexer circuits |
JP3152635B2 (en) * | 1996-09-09 | 2001-04-03 | 三洋電機株式会社 | Master slice type basic cell, semiconductor integrated circuit device, flip-flop circuit, exclusive OR circuit, multiplexer and adder |
US6031982A (en) * | 1996-11-15 | 2000-02-29 | Samsung Electronics Co., Ltd. | Layout design of integrated circuit, especially datapath circuitry, using function cells formed with fixed basic cell and configurable interconnect networks |
US6051031A (en) * | 1997-02-05 | 2000-04-18 | Virage Logic Corporation | Module-based logic architecture and design flow for VLSI implementation |
US5780883A (en) * | 1997-02-28 | 1998-07-14 | Translogic Technology, Inc. | Gate array architecture for multiplexer based circuits |
US5977574A (en) * | 1997-03-28 | 1999-11-02 | Lsi Logic Corporation | High density gate array cell architecture with sharing of well taps between cells |
US6445049B1 (en) * | 1997-06-30 | 2002-09-03 | Artisan Components, Inc. | Cell based array comprising logic, transfer and drive cells |
US6177709B1 (en) | 1997-06-30 | 2001-01-23 | Synopsys, Inc. | Cell based array having compute/drive ratios of N:1 |
JP4301462B2 (en) | 1997-09-29 | 2009-07-22 | 川崎マイクロエレクトロニクス株式会社 | Field effect transistor |
US6480032B1 (en) * | 1999-03-04 | 2002-11-12 | Intel Corporation | Gate array architecture |
US6974978B1 (en) * | 1999-03-04 | 2005-12-13 | Intel Corporation | Gate array architecture |
US7299459B1 (en) | 2000-01-19 | 2007-11-20 | Sabio Labs, Inc. | Parser for signomial and geometric programs |
US6617621B1 (en) | 2000-06-06 | 2003-09-09 | Virage Logic Corporation | Gate array architecture using elevated metal levels for customization |
US6294927B1 (en) * | 2000-06-16 | 2001-09-25 | Chip Express (Israel) Ltd | Configurable cell for customizable logic array device |
JP2002026296A (en) * | 2000-06-22 | 2002-01-25 | Internatl Business Mach Corp <Ibm> | Semiconductor integrated circuit device |
US7065727B2 (en) * | 2001-04-25 | 2006-06-20 | Barcelona Design, Inc. | Optimal simultaneous design and floorplanning of integrated circuit |
US6954921B2 (en) * | 2002-03-05 | 2005-10-11 | Barcelona Design, Inc. | Method and apparatus for automatic analog/mixed signal system design using geometric programming |
US20030191611A1 (en) * | 2002-04-05 | 2003-10-09 | Hershenson Maria Del Mar | Behavioral circuit modeling for geometric programming |
US6789246B1 (en) * | 2002-04-07 | 2004-09-07 | Barcelona Design, Inc. | Method and apparatus for automatic layout of circuit structures |
US6909330B2 (en) | 2002-04-07 | 2005-06-21 | Barcelona Design, Inc. | Automatic phase lock loop design using geometric programming |
US6802050B2 (en) | 2002-04-07 | 2004-10-05 | Barcelona Design, Inc. | Efficient layout strategy for automated design layout tools |
US7093205B2 (en) * | 2002-04-10 | 2006-08-15 | Barcelona Design, Inc. | Method and apparatus for efficient semiconductor process evaluation |
US6988258B2 (en) * | 2002-12-09 | 2006-01-17 | Altera Corporation | Mask-programmable logic device with building block architecture |
US7081772B1 (en) * | 2004-06-04 | 2006-07-25 | Altera Corporation | Optimizing logic in non-reprogrammable logic devices |
US7725858B2 (en) * | 2007-06-27 | 2010-05-25 | Intel Corporation | Providing a moat capacitance |
US8533641B2 (en) | 2011-10-07 | 2013-09-10 | Baysand Inc. | Gate array architecture with multiple programmable regions |
GB201119099D0 (en) | 2011-11-04 | 2011-12-21 | Univ York | Field-programmable gate array |
KR102448030B1 (en) * | 2017-09-21 | 2022-09-28 | 삼성디스플레이 주식회사 | Display apparatus |
US10707755B1 (en) | 2019-01-25 | 2020-07-07 | International Business Machines Corporation | Integrated circuits with programmable gate timing signal generation for power converters and apparatus comprising the same |
Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4069494A (en) * | 1973-02-17 | 1978-01-17 | Ferranti Limited | Inverter circuit arrangements |
JPS5851536A (en) * | 1981-09-24 | 1983-03-26 | Ricoh Co Ltd | Master slice chip |
JPS58122771A (en) * | 1982-01-14 | 1983-07-21 | Nec Corp | Semiconductor ic device |
JPS6017932A (en) * | 1983-07-09 | 1985-01-29 | Fujitsu Ltd | Gate array |
US4649294A (en) * | 1986-01-13 | 1987-03-10 | Motorola, Inc. | BIMOS logic gate |
US4682202A (en) * | 1983-07-29 | 1987-07-21 | Fujitsu Limited | Master slice IC device |
US4727266A (en) * | 1983-12-23 | 1988-02-23 | Fujitsu Limited | LSI gate array having reduced switching noise |
US4791320A (en) * | 1985-08-20 | 1988-12-13 | Fujitsu Limited | Bipolar-MISFET compound inverter with discharge transistor |
US4804868A (en) * | 1987-03-27 | 1989-02-14 | Kabushiki Kaisha Toshiba | BiMOS logical circuit |
US4829200A (en) * | 1987-10-13 | 1989-05-09 | Delco Electronics Corporation | Logic circuits utilizing a composite junction transistor-MOSFET device |
US4945395A (en) * | 1986-08-12 | 1990-07-31 | Fujitsu Limited | Semiconductor device |
US4965651A (en) * | 1973-02-01 | 1990-10-23 | U.S. Philips Corporation | CMOS logic array layout |
US5055716A (en) * | 1990-05-15 | 1991-10-08 | Siarc | Basic cell for bicmos gate array |
US5068548A (en) * | 1990-05-15 | 1991-11-26 | Siarc | Bicmos logic circuit for basic applications |
US5072285A (en) * | 1989-02-23 | 1991-12-10 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit having region for forming complementary field effect transistors and region for forming bipolar transistors |
JPH0479143A (en) * | 1990-07-23 | 1992-03-12 | Jeol Ltd | High-frequency induction coupling plasma mass spectrometer |
JPH0479145A (en) * | 1990-07-20 | 1992-03-12 | Koito Mfg Co Ltd | Discharge lamp apparatus |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57148363A (en) * | 1981-03-11 | 1982-09-13 | Toshiba Corp | Gate array |
ZA824093B (en) * | 1981-06-25 | 1983-04-27 | Squibb & Sons Inc | Male incontinence device |
KR890004568B1 (en) * | 1983-07-09 | 1989-11-15 | 후지쑤가부시끼가이샤 | Master slice type for semiconductor |
JPS63306641A (en) * | 1987-06-08 | 1988-12-14 | Nec Corp | Semiconductor integrated circuit |
JPH02177457A (en) * | 1988-12-28 | 1990-07-10 | Hitachi Ltd | Semiconductor device |
JPH02284468A (en) * | 1989-04-26 | 1990-11-21 | Nec Corp | Gate-array type semiconductor integrated circuit |
DE68925897T2 (en) * | 1989-04-28 | 1996-10-02 | Ibm | Gate array cell, consisting of FETs of various and optimized sizes |
-
1991
- 1991-06-18 US US07/717,140 patent/US5289021A/en not_active Expired - Lifetime
-
1992
- 1992-06-11 SG SG1996004265A patent/SG49705A1/en unknown
- 1992-06-11 AU AU22386/92A patent/AU2238692A/en not_active Abandoned
- 1992-06-11 JP JP5501049A patent/JPH06508480A/en active Pending
- 1992-06-11 EP EP92913556A patent/EP0591342B1/en not_active Expired - Lifetime
- 1992-06-11 DE DE69232136T patent/DE69232136T2/en not_active Expired - Fee Related
- 1992-06-11 WO PCT/US1992/005003 patent/WO1992022924A1/en active IP Right Grant
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4965651A (en) * | 1973-02-01 | 1990-10-23 | U.S. Philips Corporation | CMOS logic array layout |
US4069494A (en) * | 1973-02-17 | 1978-01-17 | Ferranti Limited | Inverter circuit arrangements |
JPS5851536A (en) * | 1981-09-24 | 1983-03-26 | Ricoh Co Ltd | Master slice chip |
JPS58122771A (en) * | 1982-01-14 | 1983-07-21 | Nec Corp | Semiconductor ic device |
JPS6017932A (en) * | 1983-07-09 | 1985-01-29 | Fujitsu Ltd | Gate array |
US4611236A (en) * | 1983-07-09 | 1986-09-09 | Fujitsu Limited | Masterslice semiconductor device |
US4682202A (en) * | 1983-07-29 | 1987-07-21 | Fujitsu Limited | Master slice IC device |
US4727266A (en) * | 1983-12-23 | 1988-02-23 | Fujitsu Limited | LSI gate array having reduced switching noise |
US4791320A (en) * | 1985-08-20 | 1988-12-13 | Fujitsu Limited | Bipolar-MISFET compound inverter with discharge transistor |
US4649294A (en) * | 1986-01-13 | 1987-03-10 | Motorola, Inc. | BIMOS logic gate |
US4945395A (en) * | 1986-08-12 | 1990-07-31 | Fujitsu Limited | Semiconductor device |
US4804868A (en) * | 1987-03-27 | 1989-02-14 | Kabushiki Kaisha Toshiba | BiMOS logical circuit |
US4829200A (en) * | 1987-10-13 | 1989-05-09 | Delco Electronics Corporation | Logic circuits utilizing a composite junction transistor-MOSFET device |
US5072285A (en) * | 1989-02-23 | 1991-12-10 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit having region for forming complementary field effect transistors and region for forming bipolar transistors |
US5055716A (en) * | 1990-05-15 | 1991-10-08 | Siarc | Basic cell for bicmos gate array |
US5068548A (en) * | 1990-05-15 | 1991-11-26 | Siarc | Bicmos logic circuit for basic applications |
US5055716B1 (en) * | 1990-05-15 | 1992-12-15 | El Gamal Abbas | |
US5068548B1 (en) * | 1990-05-15 | 1993-03-30 | El Gamel Abbas | |
JPH0479145A (en) * | 1990-07-20 | 1992-03-12 | Koito Mfg Co Ltd | Discharge lamp apparatus |
JPH0479143A (en) * | 1990-07-23 | 1992-03-12 | Jeol Ltd | High-frequency induction coupling plasma mass spectrometer |
Non-Patent Citations (3)
Title |
---|
IBM TDB Vol. 22 No. 7, Dec. 1979, pages 2772-2774 * |
IBM TDB Vol. 28 No. 8, January 1986, Pages 3558-3561 * |
Sporck et al. "A CMOS Master Slice Chip With Versatile Design Features", 1984, IEEE * |
Also Published As
Publication number | Publication date |
---|---|
DE69232136T2 (en) | 2002-03-07 |
JPH06508480A (en) | 1994-09-22 |
EP0591342A1 (en) | 1994-04-13 |
SG49705A1 (en) | 1998-06-15 |
US5289021A (en) | 1994-02-22 |
DE69232136D1 (en) | 2001-11-22 |
AU2238692A (en) | 1993-01-12 |
EP0591342A4 (en) | 1994-03-18 |
WO1992022924A1 (en) | 1992-12-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0591342B1 (en) | Basic cell architecture for mask programmable gate array | |
EP0528956B1 (en) | BASIC CELL FOR BiCMOS GATE ARRAY | |
US5493135A (en) | Symmetrical multi-layer metal logic array with continuous substrate taps and extension portions for increased gate density | |
US7291889B2 (en) | Basic cells configurable into different types of semiconductor integrated circuits | |
US5001365A (en) | Logic circuit using bipolar and field effect transistor, including a delayed switching arrangement | |
US20030178648A1 (en) | Gate array core cell for VLSI ASIC devices | |
EP0098163A2 (en) | Gate-array chip | |
US5780883A (en) | Gate array architecture for multiplexer based circuits | |
EP0414520B1 (en) | Master slice type semiconductor devices | |
CA2173034C (en) | Bimos integrated circuit | |
US5066996A (en) | Channelless gate array with a shared bipolar transistor | |
US5391943A (en) | Gate array cell with predefined connection patterns | |
EP0092176A2 (en) | Basic cell for integrated-circuit gate arrays | |
US4952824A (en) | Ion implantation programmable logic device | |
KR100222328B1 (en) | Basic cell architecture for mask programmable gate array | |
US6384434B1 (en) | Semiconductor device having multiple types of output cells | |
EP0498567A1 (en) | Mixed CMOS/BiCMOS device | |
JPH02309673A (en) | Semiconductor integrated circuit | |
JPH0227750A (en) | Improved bi-cmos logic array | |
JPH047871A (en) | Gate spreading system gate array | |
JP2003258109A (en) | Semiconductor integrated circuit device | |
JPH07193201A (en) | Production process of semiconductor integrated circuit device and basic cell constituting of semiconductor integrated circuit device | |
JPH02246367A (en) | Semiconductor integrated circuit device | |
JP2002222862A (en) | High speed high density cell array structure | |
JPH04306876A (en) | Gate array integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19931221 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB IT NL |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SYNOPSYS, INC. |
|
17Q | First examination report despatched |
Effective date: 19960329 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: ARTISAN COMPONENTS, INC. |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT NL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20011017 |
|
REF | Corresponds to: |
Ref document number: 69232136 Country of ref document: DE Date of ref document: 20011122 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
ET | Fr: translation filed | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20020611 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030101 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030101 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20020611 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030228 |
|
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee |
Effective date: 20030101 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |
|
REG | Reference to a national code |
Ref country code: HK Ref legal event code: WD Ref document number: 1014399 Country of ref document: HK |