EP0500693A1 - Procede et dispositif d'activation d'une carte a memoire. - Google Patents

Procede et dispositif d'activation d'une carte a memoire.

Info

Publication number
EP0500693A1
EP0500693A1 EP90916993A EP90916993A EP0500693A1 EP 0500693 A1 EP0500693 A1 EP 0500693A1 EP 90916993 A EP90916993 A EP 90916993A EP 90916993 A EP90916993 A EP 90916993A EP 0500693 A1 EP0500693 A1 EP 0500693A1
Authority
EP
European Patent Office
Prior art keywords
voltage
control unit
chip card
signal
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP90916993A
Other languages
German (de)
English (en)
Other versions
EP0500693B1 (fr
Inventor
Jose I Rodriguez
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Deutsche Thomson Brandt GmbH
Original Assignee
Deutsche Thomson Brandt GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Deutsche Thomson Brandt GmbH filed Critical Deutsche Thomson Brandt GmbH
Publication of EP0500693A1 publication Critical patent/EP0500693A1/fr
Application granted granted Critical
Publication of EP0500693B1 publication Critical patent/EP0500693B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/468—Regulating voltage or current wherein the variable actually regulated by the final control device is dc characterised by reference voltage circuitry, e.g. soft start, remote shutdown

Definitions

  • the invention relates to a method for activating a chip card according to the preamble of the main claim and a preferred device suitable for carrying out the method according to the invention according to the preamble of the first subject claim.
  • a card with an integrated circuit with contacts or "chip card” usually has a rectangular shape and has an integrated circuit with contacts on the surface at a fixed location. Such a device has a variety of uses: check or credit card, telephone, pay TV etc.
  • Such a card enables its owner to access a service or to operate an apparatus.
  • it is considered to use it for a pay-TV system in which the encrypted television signal is received by a decryption device, which restores a decrypted signal when this device is connected to a chip card, the approval information ⁇ nen contains.
  • the device for receiving and decoding the signals is intended for the exchange of information with the circuit of the card to check whether the holder is authorized to receive the broadcast. This information to receive the program.
  • This information exchange or dialogue takes place via an interface circuit.
  • chip cards There are different types of chip cards and each type corresponds to a programming voltage.
  • the invention has for its object to provide a reliable method for activating a chip card and an easy to implement device that can be used as part of an apparatus, the full functionality of which is only guaranteed in connection with an active chip card.
  • a control unit of the apparatus receives a signal from a control unit of a chip card connected to the apparatus which determines the value of an activation voltage. On the basis of the signal mentioned, the control unit of the apparatus controls further stages which deliver the required activation voltage to the chip card.
  • the activation voltage with the desired voltage value enables the chip card to be used for further steps, for example for decoding information.
  • An embodiment of the invention defines the time sequence for the application of supply voltages to the control units mentioned.
  • control unit present in the apparatus is supplied with a necessary first supply voltage immediately after the apparatus is switched on. Will the existence If a chip card is recognized, its control system is supplied with a second supply voltage which is delayed compared to the first supply voltage.
  • a preferred embodiment of the device according to the invention contains a DC voltage generator which generates the required activation voltage for the chip card in a simple manner.
  • This is characterized in that it contains a generator for a regulated voltage, followed by an ohmic voltage divider which has resistors connected in parallel in a branch, at least one of which is connected in series with a switch which depending on the DC voltage to be supplied.
  • the voltage provided by the voltage divider can be used directly to activate the card.
  • the output voltage of the voltage divider represents a setpoint voltage which controls a control circuit, for example with a ballast transistor, which supplies the programming with sufficient current.
  • FIG. 1 shows a preferred exemplary embodiment of the device according to the invention
  • FIG. 2 shows the flow diagram of a preferred one
  • Embodiment of the inventive method and Fig. 3 shows a preferred embodiment of a k
  • first DC voltage regulator 1 shows a first DC voltage regulator 1, to which a first unregulated DC voltage Vpl is supplied and to which a first regulated DC voltage VMB is assigned to a first electronic control unit 2 (Electronic Control Unit ECU1), which has an apparatus, for example a decryption device is, feeds.
  • ECU1 Electronic Control Unit
  • a second DC voltage regulator 3 is provided, to which a second unregulated DC voltage Vp2 is supplied and which outputs a second regulated DC voltage Vcc to a second electronic control unit 4 (ECU2) which is assigned to a chip card (not shown).
  • This chip card must be brought into direct or indirect connection with the apparatus in order to carry out decryption processes.
  • a DC voltage generator 5 receives a third unregulated DC voltage Vp3 and outputs a third regulated DC voltage Vpp, also called program DC voltage below, to the second electronic control unit 4.
  • the first electronic control unit 2 contains, on the one hand, a signal CP, which assumes the value 1 when the connection between the chip card and the apparatus is present, and on the other hand an activation signal from the second electronic control unit 4.
  • the first electronic control unit 2 outputs a first control signal CMDVcc to the second voltage regulator 3, a second and a third control signal CMDVpp or CMMDVppn to the direct voltage generator 5 and a further signal to the second electronic control unit 4.
  • FIG. 1 The function of the preferred exemplary embodiment according to FIG. 1 of the device according to the invention will now be explained with the aid of the method according to the invention, the flow diagram of which is shown in FIG. 2.
  • the method starts with step 100, in which the apparatus is switched on and the unregulated voltages Vp, corresponding to Vpl, Vp2, Vp3, are present.
  • the first voltage regulator 1 generates the regulated DC voltage VMB in step 101, whereby the first electronic control unit 2 is switched on.
  • step 102 follows in which it is checked whether an encrypted broadcast is received.
  • step 106 the second electronic control unit 4 transmits the activation signal to the first electronic control unit 2, which contains information about the value Vn of the programming DC voltage Vpp required for activation.
  • the first electronic control unit 2 sends the control signal CMDVppn to the DC voltage generator 5 in step 107, which then switches on the DC voltage Vpp with the desired value Vn, which is fed to the second electronic control unit (step 108).
  • step 109 This is followed by the end of the method in step 109, which also follows directly if it is determined in step 102 or step 103 that no encrypted mail suitable for the system or no connection between the chip card and the apparatus (CP not equal 1) is present.
  • the unregulated direct voltages Vpl, Vp2, Vp3 can be identical, so that the inputs of the voltage regulators 1, 3 and the direct voltage generator 5 are connected to one another. Furthermore, it is conceivable that the voltage regulator 3 is such that the amplitude of the voltage Vcc increases in time.
  • FIG. 3 A preferred embodiment of the DC voltage generator 5, which the activation DC voltage Vpp, in the following 1 which also gives the programming voltage, with the desired values, is shown in FIG. 3.
  • the DC voltage generator shown in the figure consists of a DC voltage generator (not shown), which represents the main supply and supplies the unregulated DC voltage Vp3 of 30 volts via a connection 11. This is connected to the output connection 12 via an on / off switch 13 which can be controlled by the control signal CMDVpp, a current limiter 14 and a ballast transistor 15 of NPN type, the conductivity of which is controlled in such a way that a programming DC voltage Vpp appears at the output 12, which it enables information to be permanently written into a chip card (not shown).
  • the programming voltage Vpp can take one of the following values: 5 volts, 12.5 volts, 15 volts and 21 volts. The accuracy of this programming voltage is ⁇ 2.5%.
  • the ballast transistor 15 serves to set the DC voltage at the output 12 to the selected value and to regulate this output voltage.
  • the base of this transistor 15 is connected to the output of a comparator 16, at the one input 16 of which a voltage proportional to the output voltage Vpp is present via a voltage divider with the resistors 17 and 18 of the values 407 and 196 kOhm, respectively.
  • the setpoint of the control which corresponds to the value desired at the output 12, is applied to a second input 16 2 of the comparator 16. ?
  • a regulated DC voltage source 19 is provided for generating the setpoint value and supplies a DC voltage signal of the value 12 volts.
  • the accuracy of this value is ⁇ 5%.
  • This voltage is given through a resistor 20 of the value of 470 Ohm to the terminals of a Zener diode 21 go ⁇ that a DC voltage of 6.8 volts with a 'Ge accuracy of ⁇ 2% supplies.
  • a voltage divider 22 with an output 23 is provided, which is connected to the input 16 2 of the comparator 16.
  • the voltage divider 22 contains a control resistor 24 between the connection 23 and ground and a resistor 26 of the value 6.8 kOhm between the connection 23 and a conductor 25 connected to the cathode of the zener diode 21.
  • resistors 27 and 28 are turned on in parallel with resistor 26. Each of these resistors is connected in series with a switch 27 or 28 controlled by the control signal (MDVppn).
  • the resistors 27 and 28 have the values 1.82 kOhm and 1.37 Ohm, respectively.
  • the accuracy of the value of these resistors is ⁇ 1%.
  • the resistance between the connection 23 and the conductor 25 has a different value.
  • Three of the values are available: the first when the two switches 27 and 28 are open, the second when the switch 27 is closed and the switch 28 is open, and the third when the switch 27i is opened and the switch 28l g r is eschlos- sen.
  • the switches 27 and 28 are controlled by the interface switch using means (not shown) which receive the information from the chip card about the voltage required for their programming. Each switch is controlled by an output of a micro actuator. It is conceivable to implement the switches 27, 28 in the form of semiconductor components, such as transistors, which are controlled accordingly.
  • the comparator 16 supplies the base of the transistor 15 with an error signal which represents the difference between the actual value of the signal Vpp at the output 12 and the desired value which is present at the input 16-.
  • the value of the signal of the output 12 depends on the conduction state of the ballast transistor 15.
  • the ballast transistor 15 can be replaced by any other component whose conductivity can be controlled.
  • the circuit just described enables the generation of three DC voltages with the desired accuracy ( ⁇ 2.5%) and has an extremely simple structure.
  • the regulation of the value of the resistor 24 enables the advantageous range of the characteristic curve of the diode 21 to be used.

Landscapes

  • Engineering & Computer Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Physics & Mathematics (AREA)
  • Credit Cards Or The Like (AREA)
  • Power Sources (AREA)
  • Polyesters Or Polycarbonates (AREA)
  • Polysaccharides And Polysaccharide Derivatives (AREA)
  • Direct Current Feeding And Distribution (AREA)
  • Selective Calling Equipment (AREA)
  • Dc-Dc Converters (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)

Abstract

Un système, comprenant un procédé et un dispositif approprié, sert à activer une carte à mémoire. Il s'agit d'un système simple et fiable, susceptible d'être intégré dans un appareil qui n'est entièrement opérationnel qu'en liaison avec une carte à mémoire active. Selon l'invention, une unité de commande (ECU1) de l'appareil (par exemple un appareil de décodage) reçoit d'une unité de commande (ECU2) de la carte à mémoire connectée à l'appareil un signal qui détermine la valeur d'une tension d'activation. L'unité de commande de l'appareil actionne, en fonction dudit signal, d'autres étages (3, 5) qui transmettent à la carte à mémoire la tension requise d'activation. Ce système est particulièrement utile pour décoder des signaux vidéo (TV à péage).
EP90916993A 1989-11-07 1990-11-03 Procede et dispositif d'activation d'une carte a memoire Expired - Lifetime EP0500693B1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR8914567 1989-11-07
FR8914567A FR2654232A1 (fr) 1989-11-07 1989-11-07 Generateur de tensions continues pour l'alimentation d'une carte a circuit integre.
PCT/EP1990/001845 WO1991007056A1 (fr) 1989-11-07 1990-11-03 Procede et dispositif d'activation d'une carte a memoire

Publications (2)

Publication Number Publication Date
EP0500693A1 true EP0500693A1 (fr) 1992-09-02
EP0500693B1 EP0500693B1 (fr) 1996-08-14

Family

ID=9387145

Family Applications (1)

Application Number Title Priority Date Filing Date
EP90916993A Expired - Lifetime EP0500693B1 (fr) 1989-11-07 1990-11-03 Procede et dispositif d'activation d'une carte a memoire

Country Status (15)

Country Link
US (1) US5265161A (fr)
EP (1) EP0500693B1 (fr)
JP (1) JP3194946B2 (fr)
KR (1) KR100212381B1 (fr)
AT (1) ATE141463T1 (fr)
AU (1) AU639279B2 (fr)
DE (1) DE59010455D1 (fr)
ES (1) ES2091829T3 (fr)
FI (1) FI922048A (fr)
FR (1) FR2654232A1 (fr)
HK (1) HK1000753A1 (fr)
HU (1) HUT63288A (fr)
NO (1) NO180179C (fr)
SG (1) SG52445A1 (fr)
WO (1) WO1991007056A1 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5768147A (en) * 1995-03-23 1998-06-16 Intel Corporation Method and apparatus for determining the voltage requirements of a removable system resource
ES2178456T3 (es) * 1998-07-29 2002-12-16 Infineon Technologies Ag Soporte de datos con regulacion de la entrada de potencia.
US6753758B2 (en) 2001-01-03 2004-06-22 Gerald Adolph Colman System and method for switching voltage
EP1447809A1 (fr) * 2003-02-14 2004-08-18 SCHLUMBERGER Systèmes Carte à multi-puce
US7968018B2 (en) * 2007-04-18 2011-06-28 Coopervision International Holding Company, Lp Use of surfactants in extraction procedures for silicone hydrogel ophthalmic lenses
KR102170184B1 (ko) * 2019-03-21 2020-10-26 진혜성 팔토시

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3890461A (en) * 1973-03-27 1975-06-17 Theatrevision Inc Ticket operated subscription television receiver
US4001550A (en) * 1975-12-04 1977-01-04 Schatz Vernon L Universal funds transfer and identification card
US4254439A (en) * 1979-12-26 1981-03-03 International Business Machines Corporation Facsimile mid-page restart
DE3071548D1 (en) * 1980-01-04 1986-05-22 Fanuc Ltd Reference voltage generating circuit in dc regulated power source apparatus
JPS5785109A (en) * 1980-11-14 1982-05-27 Seiko Epson Corp Driving circuit
JPS5785111A (en) * 1980-11-17 1982-05-27 Fujitsu Ltd Reference constant voltage power supply
JPS5785110A (en) * 1980-11-18 1982-05-27 Oki Electric Ind Co Ltd Dc stabilized power supply circuit
US4795898A (en) * 1986-04-28 1989-01-03 American Telephone And Telegraph Company Personal memory card having a contactless interface using differential data transfer
US4880097A (en) * 1987-04-16 1989-11-14 Pom Incorporated Park card system for electronic parking meter
DE3736985A1 (de) * 1987-10-31 1989-05-11 Grundig Emv Verfahren zur erfassung von gebuehren bei gebuehrenpflichtigen fernsehsendungen
US4914742A (en) * 1987-12-07 1990-04-03 Honeywell Inc. Thin film orthogonal microsensor for air flow and method
JP2723296B2 (ja) * 1989-06-06 1998-03-09 株式会社東芝 携帯可能媒体
FR2654235B1 (fr) * 1989-11-07 1992-01-17 Europ Rech Electr Lab Lecteur de carte a circuit integre a contacts.
US5149945A (en) * 1990-07-05 1992-09-22 Micro Card Technologies, Inc. Method and coupler for interfacing a portable data carrier with a host processor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO9107056A1 *

Also Published As

Publication number Publication date
ATE141463T1 (de) 1996-08-15
ES2091829T3 (es) 1996-11-16
EP0500693B1 (fr) 1996-08-14
AU639279B2 (en) 1993-07-22
HK1000753A1 (en) 1998-04-24
JPH05501464A (ja) 1993-03-18
DE59010455D1 (de) 1996-09-19
FI922048A0 (fi) 1992-05-06
WO1991007056A1 (fr) 1991-05-16
HU9201511D0 (en) 1992-08-28
NO180179C (no) 1997-02-26
US5265161A (en) 1993-11-23
JP3194946B2 (ja) 2001-08-06
FI922048A (fi) 1992-05-06
KR100212381B1 (ko) 1999-08-02
NO180179B (no) 1996-11-18
NO921790L (no) 1992-05-06
AU6738590A (en) 1991-05-31
SG52445A1 (en) 1998-09-28
FR2654232A1 (fr) 1991-05-10
HUT63288A (en) 1993-07-28
NO921790D0 (no) 1992-05-06

Similar Documents

Publication Publication Date Title
DE4005609B4 (de) Verfahren und Vorrichtung zur Funktionsüberwachung eines elektrischen Verbrauchers
DE4025457B4 (de) Bereitschaft/Betriebs-Stromversorgungs- und Steuerschaltung für ein Fersehgerät
DE3710865A1 (de) Halbleitervorrichtung
EP1675757B1 (fr) Dispositif et procede pour reguler une tension continue
EP1234221A1 (fr) Circuit destine a produire une tension de reference avec economie de courant
DE4338462B4 (de) Kontrollsystem für elektrische Verbraucher in Kraftfahrzeugen
DE60200500T2 (de) Elektronischer Auslöser mit Kondensator zur Stormversorgung einer Auf- lösespule
EP1497703A1 (fr) Ensemble de circuits pour la regulation de tension comprenant un diviseur de tension
DE3689986T2 (de) Überwachungsschaltung für niedrige Spannungen.
EP0500693B1 (fr) Procede et dispositif d'activation d'une carte a memoire
EP0948828B1 (fr) Procede et circuit de depassivation d'une pile
EP1341202A1 (fr) Dispositif pour la commande d'un actionneur électromagnétique
EP0811233A1 (fr) Circuit de pilotage pour un contacteur-disjoncteur
DE3524158C2 (fr)
EP0461432A2 (fr) Dispositif pour brancher et débrancher une charge
EP1956711B1 (fr) Circuit électronique pour un commutateur haute fréquence
DE4440529C2 (de) Schaltungsanordnung zur Ladung und Entladung von Speicherkondensatoren
DE4308928C2 (de) Schaltungsanordnung zum Ein-/Ausschalten eines elektrischen Verbrauchers
EP1132802A1 (fr) Amplificateur de tension pour ensembles électroniques
EP1208546B1 (fr) Circuit et procede de securisation de dispositifs electroniques
DE10211912A1 (de) Integrierter Schaltkreis und Verfahren zum Steuern einer Stromversorgung desselben
DE4219464A1 (de) Verfahren und Schaltungsanordnung zum Erzeugen einer Programmierspannung
EP0978025A1 (fr) Circuit electronique
DE69734768T2 (de) Schaltungsanordnung zur Spannungsüberwachung
EP0422730A2 (fr) Agencement de circuit de commande de réglage

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19920430

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IT LI LU NL SE

17Q First examination report despatched

Effective date: 19940502

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE DK ES FR GB GR IT LI LU NL SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 19960814

Ref country code: DK

Effective date: 19960814

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 19960814

REF Corresponds to:

Ref document number: 141463

Country of ref document: AT

Date of ref document: 19960815

Kind code of ref document: T

ITF It: translation for a ep patent filed
REF Corresponds to:

Ref document number: 59010455

Country of ref document: DE

Date of ref document: 19960919

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 19960911

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Effective date: 19961103

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19961114

ET Fr: translation filed
REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2091829

Country of ref document: ES

Kind code of ref document: T3

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Effective date: 19961130

Ref country code: CH

Effective date: 19961130

Ref country code: LI

Effective date: 19961130

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19961130

ET1 Fr: translation filed ** revision of the translation of the patent or the claims
NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: 746

Effective date: 19970808

REG Reference to a national code

Ref country code: FR

Ref legal event code: D6

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20091118

Year of fee payment: 20

Ref country code: ES

Payment date: 20091201

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20091124

Year of fee payment: 20

Ref country code: FR

Payment date: 20091208

Year of fee payment: 20

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20101102

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20091113

Year of fee payment: 20

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20101102

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20101103

REG Reference to a national code

Ref country code: ES

Ref legal event code: FD2A

Effective date: 20140826

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20101104