EP0344323A1 - Flüssigkristall-flachanzeigeeinheit und ansteuerverfahren - Google Patents

Flüssigkristall-flachanzeigeeinheit und ansteuerverfahren Download PDF

Info

Publication number
EP0344323A1
EP0344323A1 EP88909834A EP88909834A EP0344323A1 EP 0344323 A1 EP0344323 A1 EP 0344323A1 EP 88909834 A EP88909834 A EP 88909834A EP 88909834 A EP88909834 A EP 88909834A EP 0344323 A1 EP0344323 A1 EP 0344323A1
Authority
EP
European Patent Office
Prior art keywords
display device
electrodes
scanning
flat display
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP88909834A
Other languages
English (en)
French (fr)
Other versions
EP0344323B1 (de
EP0344323A4 (en
Inventor
Yoichi Imamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Publication of EP0344323A1 publication Critical patent/EP0344323A1/de
Publication of EP0344323A4 publication Critical patent/EP0344323A4/en
Application granted granted Critical
Publication of EP0344323B1 publication Critical patent/EP0344323B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3622—Control of matrices with row and column drivers using a passive matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3681—Details of drivers for scan electrodes suitable for passive matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0245—Clearing or presetting the whole screen independently of waveforms, e.g. on power-on

Definitions

  • the present invention relates to a flat display device having a plurality of display picture elements which are defined by liquid crystal cell portions formed between the scanning and the signal electrodes arranged in the form of a matrix and the method of driving the flat display device.
  • the present invention relates to a driving method which is effective for the improvement of the picture quality in the liquid crystal display device.
  • a driving circuit is connected to one end of transparent electrodes to drive a display panel.
  • the width of the transparent electrodes is got to narrower and the length of the transparent electrodes is got to longer, so that the electrode resistance R and the capacitance C are got to larger from the output terminal of the driving circuit to the end of the electrodes, which results in decreasing the quality of the picture.
  • Fig. 2 shows one embodiment of the prior art wherein unevenness of color contrast is generated between the non-selected regions 11 and 12 when every other horizontal lines are got to ON alternatively. As shown in the upper side of the portion 11, when every other horizontal lines of ON state are long, the display is too light.
  • the display when every other horizontal lines of ON are short, the display is too dark.
  • the color contrast is likely to be actualized more when the resistance of the scanning electrodes is high.
  • the thickness of the transparent electrodes is increased in order to reduce the resistance of the transparent electrodes, the inferior alignment or cost-up of the panel due to the reduction of the throughput in the manufacturing. Therefore, there is a limit in the thickness of the tranparent electrodes.
  • the object of the present invention is to drive the electrodes of the liquid crystal panel from both terminals thereof, thereby to provide a liquid crystal display device having a high quality of pictures and having a little unevenness of color contrast.
  • the flat display device and the method of driving the same according to the present invention has the construction that scanning and signal electrodes are arranged in the form of a matrix, display picture elements are formed at the crossing points therebetween, and at least scanning electrodes of the scanning and signal electrodes are driven from both terminals of the electrodes by a driving circuit.
  • the resistance of the transparent electrodes become equivalently one quarter
  • the output resistance of the driving circuit become equivalently one half
  • the affect of the voltage variation of the picture elements is divided from the both terminals of the electrodes, therefore the whole picture elements connected to the electrodes are not likely to be affected by the varied voltage, so that the quality of picture is improved more than that of the drive from the one terminal of the electrodes.
  • Fig. 1 is a view showing a driving method according to one embodiment of the present invention.
  • the picture elements are formed on the crossing portions between the scanning and the signal electrodes arranged in the form of a matrix.
  • the liquid crystal display device is driven by pairs of segment and scanning side driving circuits of the transparent electrode (such as ITO), the amplitudes of the voltages applied to the both ends of the scanning and signal side driving circuits being equal, respectively.
  • the shift registor 6 receives the start pulse YD and is operated by a shift clock, and the output of the shift registor 6 is converted through a level shifter 7 to a liquid cyrstal driving waveform including the 4 voltage level by a driver 8.
  • the circuits When the power is applied to the liquid cyrstal display device, the circuits become under unstable condition, and the outoput voltages of the two driving circuits which are connected to each other through a transparent electrode are different from each other. Since the liquid crystal driving voltage is 20 - 40 V in this case, the current of several houndred ⁇ A - several mA is applied per one output, so that the current gives a bad affect to the driving circuit and the liquid crystal panel.
  • the driver of the driving circuit used in the liquid crystal display device of the present invention is provided with a circuit for controling the outoput for the predetermined time until the condition of the driving circuit is stabilized by a prohibit signal INH at the time of power-on, in order to prevent the driver output from being shortened at the time of power-on.
  • Fig. 3 is an equivalent circuit according to a dot matrix liquid crystal display device of the present invention.
  • 5 x 3 matrix panel is driven from the both terminals of the scanning electrodes.
  • the picture elements A and B are elements most far from the terminals of the present invention and the prior arts.
  • B of the prior art is single-sided driven from left side.
  • the following is resistance values between the driving circuit and the portions A and B: A : (3rC + RC) x 1/2 ⁇ B : 5rC + RC ⁇
  • r C and r S are electric resistance between picture elements
  • R C and R S are output resistances of the driving circuit.
  • R C is more or less than 1 k ⁇ and when the picture elements are increased and the amount of rC is got to several hundreds or more, the value of R C can be neglected substantially. Therefore, the more the amount of the pictures are increased, the more the resistance ratio A : B approaches 1 : 4 .
  • the capacitor C coupled to the electrodes is not changed, this means that the picture quality obtained according to the driving method of the present invention is the same as that of the prior driving method wherein the resistance of the transparent electrodes is one quarter. Otherwise, if the picture quality of the present invention is the same as that of the prior art, this means that a liquid crystal cell having twice size can be realized and the high resolution of the liquid crystal display device can be realized.
  • Fig. 4 shows one embodiment of the scanning driving circuit.
  • the circuits which are surrounded by a dotted line 42 shows the driving circuits for one bit and are used as a plural vertical connections.
  • the portion surrounded by the dotted line 43 shows circuits of high voltage portions relative to logic portion.
  • the shift register which is operated by a shift clock SCK comprises D type flip flop 21.
  • a signal LP shown in Fig. 1 is input to the shift clock SCK. Therefore, the output D n+1 is input to the the flip flop Dn of the second step according to the shift clock SCK.
  • a start pulse YD is input to the flip flop Qn-1 which is a shift register of the first step.
  • the output Qn of the flip flop 21 is transmitted to the inputs I and I of the level shifter 23a through NOR gate 24 which acts for forcibly changing the driver output OUT to the equivalent electric level by the signal INH.
  • the output O and O of the level shifter is connected to gates the transfer gates 26 and 27 of the co-compensative transistor as well as being connected to either input of the NOR gate 32 and NAND gate 31, the NOR gate 32 and NAND gate 31 acting for changing the non-selected potential to the A.C.
  • the signal which is obtained by combining the frame signal FR with the signal INH by the NOR gate 36 is input to the other sides of the gates 31 and 32 through the level shifter 23b and the invertor 38.
  • the output of the gates 31 and 32 are connected to the gates of the transfer gate 28 of a P channel transistor and the transfer gate 29 of a N channel transistor, respectively to control the output of the non-selected levels V1 and V4
  • the selected potentials (V0, V5 ) are multiplexed by the transfer gate 40 of the P channel transistor and the transfer gate 41 of the N channel transistor in each of which a FR signal given from the output O of the level shifter 23b acts as a gate input, and then are supplied to the source electrodes of the co-compensative transfer gates 26 and 27.
  • the outputs O, O of the level shifter 23a works as a gate input.
  • the driver output OUT is kept in the level V5. Therefore, when in Fig. 1, the display device, and in particular, the driving circuit is ON, if only INH signal is got to "H", the outputs of the both drivers 8 have the equivalent level, so that the outputs of the drivers are shortened to each other through the transparent electrodes, thereby making it possible to prevent the large current from flowing between the drivers.
  • the level of the equivalent potential may be not only V5 but also V0 , V1, V4 or high impedance. Further, it is possible to use the circuit used in a scanning side driving circuit for the short preventing circuit of the signal side driving circuit.
  • the driving method of the present invention has TAB construction wherein a semiconductor IC for driving is bonded to the flexible tape or COG (Chip On Glass) construction, the driving circuits are connected to the both terminals of the liquid crystal cell are stored easily.
  • COG constrauction is superior in that the wires between the driving circuit and electrodes, and connecting resistance are got to minimum.
  • the driving method of the present invention is only applied to the scanning electrodes, such a construction is effective in preventing the phenomenon shown in Fig. 2. Namely, since the amplitude of the driving voltage of the scanning electodes is about 5 to 10 times larger than that of the signal electrodes, the delay time of the charge/discharge time is likely to give the affect to the picture quality. This method is most available for the color liquid crystal cell which has the narrow electrode pitches.
  • the electrode resistances of the signal electrodes are reduced by getting the transparent electrode films thicker or coupling the different metal of the low resistance to the transparent electrodes and the electrode resistances of the scanning electrodes are reduced equivalently.
  • the picture quality can be improved by such reductions economically.
  • a simple matrix type LCD in the liquid crystal display devices is explained above.
  • the deterioration of the picture quality which may be generated in dependance with the resistances of the picture electrodes can be improved by the method of the present invention. Therefore, the method of the present invention is widely applicable for active type LCD having TFT (thin film of transistor) or MIM (metal-insulator-metal), or for flat display till PDP (plasuma display panel) wherein much current is flown or ELD (electro luminescence display).
  • the transparent electrode resistances are got to one quarter equivalently, therefore it has the following advantages:

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)
  • Control Of El Displays (AREA)
EP88909834A 1987-11-10 1988-11-09 Flüssigkristall-flachanzeigeeinheit und ansteuerverfahren Expired - Lifetime EP0344323B1 (de)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP284025/87 1987-11-10
JP28402587 1987-11-10
JP63271299A JP2625976B2 (ja) 1987-11-10 1988-10-27 平板表示装置の駆動方法
JP271299/88 1988-10-27
PCT/JP1988/001126 WO1989004533A1 (en) 1987-11-10 1988-11-09 Flat display unit and a method of driving the same

Publications (3)

Publication Number Publication Date
EP0344323A1 true EP0344323A1 (de) 1989-12-06
EP0344323A4 EP0344323A4 (en) 1991-01-30
EP0344323B1 EP0344323B1 (de) 1995-06-07

Family

ID=26549638

Family Applications (1)

Application Number Title Priority Date Filing Date
EP88909834A Expired - Lifetime EP0344323B1 (de) 1987-11-10 1988-11-09 Flüssigkristall-flachanzeigeeinheit und ansteuerverfahren

Country Status (5)

Country Link
EP (1) EP0344323B1 (de)
JP (1) JP2625976B2 (de)
KR (1) KR930005371B1 (de)
DE (1) DE3853945T2 (de)
WO (1) WO1989004533A1 (de)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0834857A1 (de) * 1996-09-26 1998-04-08 Nec Corporation Spaltentreiberschaltung für eine Anzeigetafel
EP0875879A1 (de) * 1997-04-28 1998-11-04 Matsushita Electric Industrial Co., Ltd. Flüssigkristallanzeigeeinrichtung und Steuerungsverfahren dafür mit an beiden Enden betriebenen Bildelektroden
US6504520B1 (en) 1998-03-19 2003-01-07 Denso Corporation Electroluminescent display device having equalized luminance
KR100462379B1 (ko) * 1997-12-22 2005-06-07 비오이 하이디스 테크놀로지 주식회사 액정표시소자
KR100883812B1 (ko) 2006-07-13 2009-02-16 미쓰비시덴키 가부시키가이샤 화상표시장치

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0161918B1 (ko) * 1995-07-04 1999-03-20 구자홍 액정표시장치의 데이타 드라이버
TWI282956B (en) * 2000-05-09 2007-06-21 Sharp Kk Data signal line drive circuit, and image display device incorporating the same
JP2002202759A (ja) * 2000-12-27 2002-07-19 Fujitsu Ltd 液晶表示装置
JP4551712B2 (ja) * 2004-08-06 2010-09-29 東芝モバイルディスプレイ株式会社 ゲート線駆動回路
KR101166819B1 (ko) 2005-06-30 2012-07-19 엘지디스플레이 주식회사 쉬프트 레지스터
JP5637664B2 (ja) * 2009-03-24 2014-12-10 株式会社ジャパンディスプレイ 液晶表示装置および電子機器

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5387250A (en) * 1977-01-11 1978-08-01 Toshiba Corp Matrix type liquid crystal display panel
JPS56162794A (en) * 1980-05-19 1981-12-14 Tokyo Shibaura Electric Co Liquid crystal display unit
GB2081018A (en) * 1980-07-31 1982-02-10 Suwa Seikosha Kk Active Matrix Assembly for Display Device
JPS57100467A (en) * 1980-12-15 1982-06-22 Suwa Seikosha Kk Ic substrate for active matrix display body
EP0197551A2 (de) * 1985-04-12 1986-10-15 Matsushita Electric Industrial Co., Ltd. Einrichtung und Verfahren zur Anzeige
JPS6249398A (ja) * 1985-08-29 1987-03-04 キヤノン株式会社 マトリクス表示パネル
DE3630012A1 (de) * 1985-09-04 1987-04-23 Canon Kk Ferroelektrische fluessigkristallvorrichtung
EP0260747A1 (de) * 1986-09-15 1988-03-23 Koninklijke Philips Electronics N.V. Anzeigeeinrichtung

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6242193A (ja) * 1985-08-20 1987-02-24 富士通株式会社 フラツトパネルの駆動装置
JPH0628425B2 (ja) * 1986-05-20 1994-04-13 三洋電機株式会社 画像表示装置の駆動回路

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5387250A (en) * 1977-01-11 1978-08-01 Toshiba Corp Matrix type liquid crystal display panel
JPS56162794A (en) * 1980-05-19 1981-12-14 Tokyo Shibaura Electric Co Liquid crystal display unit
GB2081018A (en) * 1980-07-31 1982-02-10 Suwa Seikosha Kk Active Matrix Assembly for Display Device
JPS57100467A (en) * 1980-12-15 1982-06-22 Suwa Seikosha Kk Ic substrate for active matrix display body
EP0197551A2 (de) * 1985-04-12 1986-10-15 Matsushita Electric Industrial Co., Ltd. Einrichtung und Verfahren zur Anzeige
JPS6249398A (ja) * 1985-08-29 1987-03-04 キヤノン株式会社 マトリクス表示パネル
DE3630012A1 (de) * 1985-09-04 1987-04-23 Canon Kk Ferroelektrische fluessigkristallvorrichtung
EP0260747A1 (de) * 1986-09-15 1988-03-23 Koninklijke Philips Electronics N.V. Anzeigeeinrichtung

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO8904533A1 *

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0834857A1 (de) * 1996-09-26 1998-04-08 Nec Corporation Spaltentreiberschaltung für eine Anzeigetafel
US6031515A (en) * 1996-09-26 2000-02-29 Nec Corporation Display driver
EP0875879A1 (de) * 1997-04-28 1998-11-04 Matsushita Electric Industrial Co., Ltd. Flüssigkristallanzeigeeinrichtung und Steuerungsverfahren dafür mit an beiden Enden betriebenen Bildelektroden
KR19980081805A (ko) * 1997-04-28 1998-11-25 모리시타요우이치 액정 표시 장치와 그 구동 방법
US6246385B1 (en) 1997-04-28 2001-06-12 Matsushita Electric Industrial Co., Ltd. Liquid crystal display device and its driving method
KR100462379B1 (ko) * 1997-12-22 2005-06-07 비오이 하이디스 테크놀로지 주식회사 액정표시소자
US6504520B1 (en) 1998-03-19 2003-01-07 Denso Corporation Electroluminescent display device having equalized luminance
DE19912492B4 (de) * 1998-03-19 2008-01-17 Denso Corp., Kariya Elektrolumineszenz-Anzeigevorrichtung
KR100883812B1 (ko) 2006-07-13 2009-02-16 미쓰비시덴키 가부시키가이샤 화상표시장치

Also Published As

Publication number Publication date
DE3853945T2 (de) 1995-12-21
JP2625976B2 (ja) 1997-07-02
KR930005371B1 (ko) 1993-06-19
WO1989004533A1 (en) 1989-05-18
EP0344323B1 (de) 1995-06-07
EP0344323A4 (en) 1991-01-30
JPH0288A (ja) 1990-01-05
KR890702175A (ko) 1989-12-23
DE3853945D1 (de) 1995-07-13

Similar Documents

Publication Publication Date Title
US6246385B1 (en) Liquid crystal display device and its driving method
KR100767365B1 (ko) 액정 표시 장치 및 그 구동 방법
US6426594B1 (en) Electro-optical device and method for driving the same
KR100250594B1 (ko) 광시각특성을 가진 액정표시장치
KR100874637B1 (ko) 라인 온 글래스형 액정표시장치
KR100983575B1 (ko) 액정 표시 장치 및 그의 구동방법
KR100228282B1 (ko) 액정 표시 장치
KR100695641B1 (ko) 표시 장치
KR100831301B1 (ko) 라인 온 글래스형 액정표시장치
US6232949B1 (en) Passive matrix LCD with drive circuits at both ends of the scan electrode applying equal amplitude voltage waveforms simultaneously to each end
EP0344323A1 (de) Flüssigkristall-flachanzeigeeinheit und ansteuerverfahren
KR100933447B1 (ko) 액정 표시 패널의 게이트 구동 방법 및 장치
KR100847812B1 (ko) 라인 온 글래스형 액정표시패널
JPH10239655A (ja) 液晶表示装置の駆動電源線の配線方法
KR100933449B1 (ko) 액정 표시 패널의 구동 방법 및 장치
JP4363881B2 (ja) 液晶表示装置
KR100864981B1 (ko) 라인 온 글래스형 액정표시장치
JP2001324963A (ja) 表示装置
JP2000235173A (ja) 電気光学装置の駆動方法、電気光学装置の駆動回路、電気光学装置及び電子機器
EP0544427B1 (de) Steuerschaltung für eine Anzeigeeinheit mit digitaler Sourcesteuerung zur Erzeugung von Mehrfachpegelsteuerspannungen aus einer einzelnen externen Energiequelle
JP3364949B2 (ja) 液晶表示装置、及び情報処理装置
KR101192747B1 (ko) 듀얼 라인 온 글래스 방식의 액정 표시 장치
KR100861273B1 (ko) 라인 온 글래스형 액정표시장치
KR101107676B1 (ko) 액정표시장치의 화소 충전량 보상 회로 및 방법
KR100855493B1 (ko) 라인 온 글래스형 액정표시장치 및 그 제조방법

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR IT

17P Request for examination filed

Effective date: 19891024

A4 Supplementary search report drawn up and despatched

Effective date: 19901211

AK Designated contracting states

Kind code of ref document: A4

Designated state(s): DE FR IT

17Q First examination report despatched

Effective date: 19920820

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR IT

ITF It: translation for a ep patent filed
ET Fr: translation filed
REF Corresponds to:

Ref document number: 3853945

Country of ref document: DE

Date of ref document: 19950713

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20071101

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20071126

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20071108

Year of fee payment: 20